Running digital sum coding system

Details Running digital sum coding system Running digital sum coding system

2007-10-09

2007-10-09

Dildine, R. Stephen (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C341S058000, C341S059000, C341S094000, C714S769000

Reexamination Certificate

active

10978338

ABSTRACT:
A communication system includes an encoder that receives user data and includes running digital sum encoding and turbo encoding. The running digital sum encoding is preserved in an encoder output to a channel. A decoder receives a channel output and comprises running digital sum decoding and turbo decoding to reproduce the user data in a decoder output.

REFERENCES:
patent: 5691993 (1997-11-01), Fredrickson
patent: 5938790 (1999-08-01), Marrow
patent: 6105159 (2000-08-01), Frederickson
patent: 6233289 (2001-05-01), Fredrickson
patent: 6343101 (2002-01-01), Dong et al.
patent: 6347390 (2002-02-01), Ino
patent: 6463103 (2002-10-01), Dong et al.
patent: 2002/0016943 (2002-02-01), Hunt
patent: 2004/0061964 (2004-04-01), Akamatsu
patent: 2005/0066261 (2005-03-01), Morita et al.
Fang, Z. et al.; Joint Turbo Channel Detection and RLL Decoding for (1,7) Coded Partial Response Recording Channels; Communications, 2003. ICC '03. IEEE International Conference on; vol. 4, May 11-15, 2003 pp. 2919-2923□□.

Affiliated with

Also associated with

Rating

Running digital sum coding system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Running digital sum coding system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Running digital sum coding system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3884322