Electrical computers and digital processing systems: processing – Processing control – Branching
Reexamination Certificate
2011-05-03
2011-05-03
Li, Aimee J (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Branching
C712S236000
Reexamination Certificate
active
07937572
ABSTRACT:
A processing apparatus is arranged to execute multiple-instruction words, a multiple-instruction word having a plurality of instructions. The processing apparatus comprises a plurality of issue slots (IS1, IS2) arranged for parallel execution of the plurality of instructions; a register file (RF1, RF2) accessible by the plurality of issue slots, and a communication network (CN) for coupling of the plurality of issue slots and the register file. The processing apparatus is further arranged to produce a first identifier (OV1) on the validity of first result data (RD1) produced by a first issue slot (IS1) and a second identifier (OV2) on the validity of second result data (RD2) produced by a second issue slot (IS2). The communication network comprises at least one selection circuit (SC1) arranged to dynamically control the transfer of either the first result data or the second result data to a register of the register file, in a single processor cycle, by using the first identifier and the second identifier.
REFERENCES:
patent: 4833599 (1989-05-01), Colwell et al.
patent: 5450556 (1995-09-01), Slavenburg et al.
patent: 5471593 (1995-11-01), Branigin
patent: 5581717 (1996-12-01), Boggs et al.
patent: 5659722 (1997-08-01), Blaner et al.
patent: 5668985 (1997-09-01), Carbine et al.
patent: 5673427 (1997-09-01), Brown et al.
patent: 6157988 (2000-12-01), Dowling
patent: 6269439 (2001-07-01), Hanaki
patent: 6442678 (2002-08-01), Arora
patent: 6513109 (2003-01-01), Gschwind et al.
patent: 6535984 (2003-03-01), Hurd
patent: 7269719 (2007-09-01), Colavin et al.
patent: 2002/0040429 (2002-04-01), Dowling
patent: 2002/0042871 (2002-04-01), Yoshida
patent: 2004/0088526 (2004-05-01), Colavin et al.
patent: 2004/0193858 (2004-09-01), Ahmad et al.
patent: 2004/0210886 (2004-10-01), Jarp et al.
International Search Report dated May 29, 2006 for PCT/IB2005/051502.
Augusteijn Alexander
Leijten Jeroen Anton Johan
Leydig Voit & Mayer Ltd
Li Aimee J
Silicon Hive B.V.
LandOfFree
Run-time selection of feed-back connections in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Run-time selection of feed-back connections in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Run-time selection of feed-back connections in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2647311