Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Patent
1997-11-19
1999-11-02
Beausoliel, Jr., Robert W.
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
714 47, 714 25, G06F 1214
Patent
active
059789360
ABSTRACT:
A first set of test instructions are provided for a first node in a computer network. A corresponding second set is provided for a second node in the network. The test instruction sets are partitioned into modules. The nodes process their respective sets of test instructions independently to generate test results for each module on each node, except when a synchronizing event occurs. Each node stores its test results for each test module. Since the test modules have an ordered processing sequence, each node's test results for corresponding test modules can be compared asynchronously on an ongoing basis.
REFERENCES:
patent: 4114093 (1978-09-01), Long
patent: 4716564 (1987-12-01), Hung et al.
patent: 5410551 (1995-04-01), Edwards et al.
patent: 5563875 (1996-10-01), Hefel et al.
patent: 5684807 (1997-11-01), Bianchini, Jr. et al.
patent: 5828824 (1998-10-01), Swoboda
patent: 5884036 (1999-03-01), Haley
D. P. Brahme and J. A. Abraham, "Functional Testing of Microprocessors", IEEE Trans. Comput. C-33, No. 6, Jun. 1984, pp. 475-485.
S. M. Thatte and J. A. Abraham, "Test Generation for Microprocessors", IEEE Trans. Comput. C-26, No. 6, Jun. 1980, pp. 429-441.
D. P. Siewiorek and R. Swarz, "Reliable Computer Systems Design and Evaluation", Second Edition, 1992, 130-137 and 246-248.
J. Fabre, Y. Deswarte, J. Laprie, and D. Powell, "Saturation: Reduced Idleness for Improved Fault-Tolerance", IEEE Proc. of 18th International Symposium on Fault-Tolerant Computing, Jun. 1988, Tokyo, Japan, 200-205.
Bossen Douglas Craig
Chandra Arun
Tendolkar Nandakumar Nityananda
Beausoliel, Jr. Robert W.
England Anthony V.S.
Hamdan Wasseem
International Business Machines - Corporation
LandOfFree
Run time error probe in a network computing environment does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Run time error probe in a network computing environment, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Run time error probe in a network computing environment will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2151202