Electrical computers and digital processing systems: processing – Processing control – Processing control for data transfer
Reexamination Certificate
2007-03-06
2007-03-06
Treat, William M. (Department: 2181)
Electrical computers and digital processing systems: processing
Processing control
Processing control for data transfer
Reexamination Certificate
active
10017793
ABSTRACT:
A data processing apparatus, a computer, an article including a machine-accessible medium, and a method of processing data are disclosed. The data processing apparatus may include a pair of pipelines sharing an instruction cache, data cache, and a branch predictor with the second pipeline running ahead of the first pipeline using a data value prediction module. The pipelines may be included in one or more processors and coupled to a memory to form a computer. The method includes executing a plurality of instructions using the pipeline pair, such that when a cache miss is encountered by the second pipeline during execution of a LOAD instruction, the data value prediction module supplies a predicted load value in lieu of a cached value, enabling continued execution of the plurality of instructions by the second pipeline without waiting for the return of the cached value.
REFERENCES:
patent: 6757811 (2004-06-01), Mukherjee
Improving CC-NUMA Performance Using Instruction-base Prediction; Kaxiras, S and Goodman, JR; Jan. 9-13, 1999; High Performance Computer Architecture, 1999. pp. 161-170.
The American Heritage Dictionary of the English Language, 1992, Houghton Mifflin Company, Third Edition, the term “predict”.
Rotenberg et al., Trace Processors, Thirtieth Annual IEEE/ACM International Symposium on Microarchitecture, Dec. 1-3, 1997, pp. 138-148.
Sundarmoorthy et al., Multipath Execution on Chip Multiprocessors Enabled by Redundant Threads, Technical Report CESR-TR-01-2, Oct. 23, 2001, pp. 1-19.
Rotenberg, AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors, 29thAnnual International Symposium on Fault-Tolerant Computing, Jun. 15-18, 1999, pp. 84-91.
Collins, J.D., et al., “Speculative Precomputation: Long-range Prefetching of Delinquent Loads”,IEEE/ISCA, 12 p., (2001).
Fu, C., et al., “Value Speculation Scheduling for High Performance Processors”,ASPLOS VII, pp. 262-271, (1998).
Lipasti, M.H., et al., “Value Locality and Load Value Prediction”,ASPLOS VII, pp. 138-147, (1996).
Luk, C., “Tolerating Memory Latency through Software-Controlled Pre-Examination in Simultaneous Multithreading Processors”,IEEE/ISCA, 12 p., (2001).
Purser, Z., et al., “A Study of Slipstream Processors”,IEEE/ACM Int'l Symp. on Microarch., Proc. 33rd Annual, pp. 269-280, (2000).
Wang, K., et al., “Highly Accurate Data Value Prediction”,IEEE/ACM Int'l Symp. on Micro Arch., Proc. 30th Annual, pp. 358-363, (1997).
Zilles, C., et al., “Execution-based Prediction using Speculative Slices”,IEEE/ISCA, 12 p., (2001).
Zilles, C.B., et al., “Understanding the Backward Slices of Performance Degrading Instructions”,ISCA Int'l Symp. of Comp. Architecture, pp. 172-181, (2000).
Ngai Tin-Fook
Wu Youfeng
Intel Corporation
Sayles Crystal D.
Treat William M.
LandOfFree
Run-ahead program execution with value prediction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Run-ahead program execution with value prediction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Run-ahead program execution with value prediction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3778797