Row redundancy for flash memories

Details Row redundancy for flash memories Row redundancy for flash memories

1991-02-11

1993-08-03

Mottola, Steven

Static information storage and retrieval

Read/write circuit

Bad bit

365203, 365210, G11C 1140

Patent

active

052335593

ABSTRACT:
A method and apparatus for providing row redundancy in non-volatile semiconductor memories is disclosed. This method and apparatus provides for preconditioning of each row of memory cells prior to erasing the memory array, including any rows containing defective cells as well as any redundant rows.

REFERENCES:
patent: 4228528 (1980-10-01), Cenker et al.
patent: 4538245 (1985-08-01), Smarandoiu et al.

Affiliated with

Also associated with

Rating

Row redundancy for flash memories does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Row redundancy for flash memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Row redundancy for flash memories will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2277097