Row decoder with level translator

Details Row decoder with level translator Row decoder with level translator

1997-03-13

1998-09-15

Santamauro, Jon

Electronic digital logic circuitry

Function of and, or, nand, nor, or not

Decoding

326 81, 36523006, H03K 190185, G11C 800

Patent

active

058084827

ABSTRACT:
A combined row decoder and level translator powered by an on-chip high voltage supply results in an efficient layout, area savings and elimination of the global precharge signal resulting in additional area and power savings. In addition, power from the high voltage supply is consumed only by the level translator and wordline driver of the selected decoder resulting in additional power savings.

REFERENCES:
patent: 4442481 (1984-04-01), Brahmbhatt
patent: 4527079 (1985-07-01), Thompson
patent: 4574273 (1986-03-01), Atsumi
patent: 4649521 (1987-03-01), Tsuchida et al.
patent: 4656373 (1987-04-01), Plus
patent: 4730132 (1988-03-01), Watanabe et al.
patent: 4798977 (1989-01-01), Sakui et al.
patent: 5039882 (1991-08-01), Arakawa
patent: 5051959 (1991-09-01), Nakano et al.
patent: 5166554 (1992-11-01), Reddy et al.
patent: 5202855 (1993-04-01), Morton
patent: 5214602 (1993-05-01), Lines
patent: 5241511 (1993-08-01), Hsueh
patent: 5265052 (1993-11-01), D'Arrigo et al.
patent: 5335205 (1994-08-01), Ogihara
patent: 5668485 (1997-09-01), Rountree

Affiliated with

Also associated with

Rating

Row decoder with level translator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Row decoder with level translator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Row decoder with level translator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-92219