Row decoder driver for semiconductor memory device

Details Row decoder driver for semiconductor memory device Row decoder driver for semiconductor memory device

1999-11-12

2001-05-01

Phan, Trong (Department: 2818)

Static information storage and retrieval

Addressing

Particular decoder or driver circuit

C365S051000, C365S063000

Reexamination Certificate

active

06226218

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a row decoder for a semiconductor memory device, and more particularly, to a driver of a row decoder having an optimized layout.
2. Description of the Related Art
In semiconductor memory devices, a sense amplifier, a sub-wordline decoder, a column decoder, and a row decoder are laid out in accordance with a cell pitch of a memory array. The row decoder decodes a row address and selects a wordline of a memory cell for application of a voltage required for accessing a memory cell. Accordingly, the row decoder typically includes a decoder portion for decoding a row address and a driver portion for driving the required voltage on the selected wordline.
In the conventional layout of a driver of a row decoder (hereinafter, a row decoder driver), the width of the row decoder driver is an integer multiple of the cell pitch. The layout typically includes a PMOS driver and an NMOS driver associated with each wordline, and the sources/drains and channels of the PMOS and NMOS drivers have widths running in the direction of the wordline. With this layout, the cell pitch is generally insufficient to permit source contacts and drain contacts that face each other on opposite sides of a gate area. Accordingly, the source and drain contacts must be offset from each other in the wordline direction. As a result, the effective area of the driver is much smaller than the laid-out area the driver, and the driver takes longer to enable a wordline. This increases the critical Ras to Cas delay times tRCD and tRP in a synchronous DRAM and reduces the performance characteristics of the synchronous DRAM. Also, the row decoder driver is larger than necessary, so that a standby current and power consumption are correspondingly larger than necessary.
SUMMARY OF THE INVENTION
To solve the above problems, an embodiment of the present invention provides a row decoder driver having an optimized layout that improves the driver's efficiency.
One specific embodiment the present invention provides a row decoder driver having a first MOS driver and a second MOS driver. The first MOS driver includes a first source area having a width equal to an integral multiple of memory cell pitch and a first drain area having a width equal to the memory cell pitch. A first channel region underlies a first gate area and is between the first source area and the first drain area. The first channel region has a channel width extending in a direction perpendicular to the direction of a wordline. First source contacts are in the first source area; and first drain contacts are in the first drain area, facing the first source contacts across the first gate area.


REFERENCES:
patent: 5534797 (1996-07-01), McPartland
patent: 5602784 (1997-02-01), Kojima et al.

Affiliated with

Also associated with

Rating

Row decoder driver for semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Row decoder driver for semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Row decoder driver for semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2546253