Static information storage and retrieval – Read/write circuit – Differential sensing
Patent
1998-12-02
2000-06-13
Nguyen, Viet Q.
Static information storage and retrieval
Read/write circuit
Differential sensing
365205, 365206, 365190, 365226, G11C 702
Patent
active
06075737&
ABSTRACT:
A structure and method to improve sense amplifier operation in memory circuits is provided. An illustrative method of the present invention includes taking the predecoded the row address signals (i.e. RA123<n>, LPHe<n>, LPHo<n>) that run down the rowdriver seams in a memory array (peripheral circuitry), and decoding those address signals in the sense amplifier gaps. The decoding is done to fire a signal that runs up the sense amplifier gap and biases the sense amplifier to fire in one direction or the other. Exemplary embodiments of the present invention are as follows. One method of the present invention includes putting two small n-channel transistors in parallel with each of the cross-coupled n-channel transistors in the n-sense amplifier. The gates of the two small n-channel transistors are initially low. Then, depending on the intended direction for biasing the sense amplifier, the gate of one of the small n-channel transistors would go to DVC2 until the p-sense amplifier fires. The reference digitline (DIG*) coupled in parallel with the fired small n-channel is pulled to ground harder, or assisted to ground faster than the other digitline (DIG) with the effect of favoring a "sensed" logical "1" on the latter. The biasing of the sense amplifier is set so that a zero can still be read out correctly. In result, where a detected signal voltage difference between the digitline (DIG) and the reference digitline (DIG*) is small, e.g., to the point where a normal sense amplifier will read either toward a logical "1" or a logical "0," the biasing will cause the sense amplifier to read a logical "1".
A second method of the present invention includes using two separate n-sense amplifier bus lines (RNL*s) in each individual sense amplifier gap. One n-sense amplifier bus line (RNL*) is connected to each of the cross-coupled n-channel transistors in the n-sense amplifier. One of the separate n-sense amplifier bus lines (RNL*s) is biased greater than the other. When the n-sense amplifier fires, the digitline (DIG) favors sensing a logical "1".
REFERENCES:
patent: 4799194 (1989-01-01), Arakawa
patent: 5627789 (1997-05-01), Kalb, Jr.
patent: 5732033 (1998-03-01), Mullarkey et al.
patent: 5848011 (1998-12-01), Muraoka et al.
patent: 5862089 (1999-01-01), Raad et al.
patent: 5880989 (1999-03-01), Wilson et al.
patent: 5892728 (1999-04-01), Allen et al.
patent: 5903502 (1999-05-01), Porter
Derner Scott J.
Mullarkey Patrick J.
Micro)n Technology, Inc.
Nguyen Viet Q.
LandOfFree
Row decoded biasing of sense amplifier for improved one's margin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Row decoded biasing of sense amplifier for improved one's margin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Row decoded biasing of sense amplifier for improved one's margin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2074763