Static information storage and retrieval – Read/write circuit – Bad bit
Reexamination Certificate
2003-02-26
2004-08-03
Elms, Richard (Department: 2824)
Static information storage and retrieval
Read/write circuit
Bad bit
C365S189070
Reexamination Certificate
active
06771549
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention is related to integrated circuit memories and, more particularly, to memories which include redundant columns and/or rows for repairing defects.
2. Description of the Related Art
Various integrated circuits may include large memories in addition to logic circuits. The memories may include various random access memory (RAM) arrays (e.g. static RAM (SRAM) or dynamic RAM (DRAM) arrays). For example, system-on-a-chip (SOC) integrated circuits may include a variety of caches and other large memories used by the processors and other system components included on the chip. In many cases, the memories may comprise
112
or more of the integrated circuit (or chip) area.
The transistors forming the memory arrays are often packed more densely into the chip area occupied by the memory arrays, as compared to the transistors outside of the memory arrays (e.g. the transistors in the logic circuits). Accordingly, the memory arrays are more susceptible to manufacturing defects. In order to reduce the impact of manufacturing defects in the memory arrays on the yield of the integrated circuits, the memories often include redundant rows and/or columns that may be used to repair defective rows and columns in the memory array.
Generally, the memory array must be tested to determine if there are any defects in the memory array and then redundant rows and columns may be selected to replace rows and columns in the array to eliminate the defects. For example, once the defects are located, one may exhaustively attempt combinations of row and/or column replacements to find a solution that repairs the defects. Typically, the memory array testing is performed during the overall integrated circuit testing performed on each manufactured integrated circuit (e.g. using automatic test equipment (ATE)). Testing time on the ATE is generally expensive, and thus the exhaustive method may be too costly to implement.
SUMMARY OF THE INVENTION
In one embodiment, a method for locating a repair solution for a memory is contemplated. The memory includes a memory array comprising a plurality of rows and a plurality of columns, N redundant rows, and M redundant columns. Both N and M are integers, where N is greater than or equal to zero and M is greater than or equal to zero. The N redundant rows and the M redundant columns are collectively referred to as redundant lines. The method includes generating a first defect matrix representing defects in the memory array. Additionally, the method includes recursively, until either the repair solution is found or the redundant lines are consumed: selecting a first line represented in the defect matrix and having at least one defect; generating a second defect matrix by eliminating at least the defects in the first line from the first defect matrix; and determining if the repair solution is found. A computer readable medium storing one or more instructions which, when executed, implement the method and an integrated circuit including circuitry that implements the method are also contemplated.
REFERENCES:
patent: 6269030 (2001-07-01), Hara
patent: 6665220 (2003-12-01), Vlasenko
Dilip K. Bhavsar, “AN Algorithm for Row-Column Self-Repair of RAMs and Its Implementation in the Alpha 21264,” ITC International Test Conference, IEEE, 1999, pp. 311-318.
Yoshihiro Nagura, et al., “Test Cost Reduction By At-Speed BISR for Embedded DRAMs,” ITC International Test Conference, IEEE, 2001, pp. 182-187
Shigeru Nakahara, et al., “Built-In Self-Test For GHz Embedded SRAMs Using Flexible Pattern Generator and New Repair Algorithm,” ITC International Test Conference, IEEE 1999, pp. 3-1310.
Tomoya Kawagoe, et al., “A Built-In Self-Repair Analyzer (CRESTA) for Embedded DRAMs,” ITC International Test Conference, IEEE, 2000, pp. 567-574.
S.-Y. Kuo, et al., “Modelling and Algorithms for Spare Allocation in Reconfigurable VLS,” IEEE Proceedings-E, vol. 139, No. 4, Jul. 1992, pp. 323-328.
Roderick McConnell, et al., “Test and Repair of Large Embedded DRAMs: Part 1,” ITC International Test Conference, IEEE 2001, pp. 163-172.
Eric Nelson, et al. “Test and Repair of Large Embedded DRAMs: Part 2,” ITC International Test Conference, IEEE 2001, pp. 173-181.
John R. Day, et al., “A Fault-Driven Comprehensive Redundancy Algorithm,” IEEE, Jun. 1985, pp. 35-44.
Sy-Yen Kuo, et al. “Efficient Spare Allocation for Reconfigurable Arrays,” IEEE Design and Test, 1987, pp. 24-31.
Chen Zongbo
Konuk Haluk
Landivar José L.
Broadcom Corporation
Elms Richard
Luu Pho M.
Merkel Lawrence J.
LandOfFree
Row-column repair technique for semiconductor memory arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Row-column repair technique for semiconductor memory arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Row-column repair technique for semiconductor memory arrays will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3341264