Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2011-05-17
2011-05-17
Auve, Glenn A (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S306000, C710S313000
Reexamination Certificate
active
07945722
ABSTRACT:
Methods for routing data units and PCI Express switches are disclosed. A plurality of devices may be coupled to a corresponding plurality of physical interfaces, each physical interface having a respective configurable status and a respective address domain, wherein in a first status the interface is transparent, and in a second status the interface is non-transparent. The status of each of the plurality of physical interfaces may be set as transparent or non-transparent. Data units may be switched between the physical interfaces using mapped address input/output, switching data units including masking the address domain for the interfaces configured as non-transparent.
REFERENCES:
patent: 4330824 (1982-05-01), Girard
patent: 4394725 (1983-07-01), Bienvenu
patent: 4704606 (1987-11-01), Hasley
patent: 4958299 (1990-09-01), Akada
patent: 5550823 (1996-08-01), Irie
patent: 5555543 (1996-09-01), Grohoski
patent: 5617421 (1997-04-01), Chin
patent: 5649149 (1997-07-01), Stormon
patent: 5659713 (1997-08-01), Goodwin
patent: 5841874 (1998-11-01), Kempke
patent: 5860085 (1999-01-01), Stormon
patent: 5898689 (1999-04-01), Kumar
patent: 5905911 (1999-05-01), Shimizu
patent: 5923893 (1999-07-01), Moyer
patent: 5961626 (1999-10-01), Harrison
patent: 5982749 (1999-11-01), Daniel
patent: 6067408 (2000-05-01), Runaldue
patent: 6122674 (2000-09-01), Olnowich
patent: 6138185 (2000-10-01), Nelson et al.
patent: 6172927 (2001-01-01), Taylor
patent: 6292878 (2001-09-01), Morioka
patent: 6346946 (2002-02-01), Jeddeloh
patent: 6389489 (2002-05-01), Stone
patent: 6442674 (2002-08-01), Lee
patent: 6477623 (2002-11-01), Jeddeloh
patent: 6493347 (2002-12-01), Sindhu
patent: 6510138 (2003-01-01), Pannell
patent: 6557053 (2003-04-01), Bass
patent: 6574194 (2003-06-01), Sun
patent: 6611527 (2003-08-01), Moriwaki
patent: 6708262 (2004-03-01), Manning
patent: 6714555 (2004-03-01), Excell
patent: 6735219 (2004-05-01), Clauberg
patent: 6795870 (2004-09-01), Bass
patent: 6842443 (2005-01-01), Allen, Jr. et al.
patent: 6987760 (2006-01-01), Calvignac et al.
patent: 7080190 (2006-07-01), Weber
patent: 7096305 (2006-08-01), Moll
patent: 7421532 (2008-09-01), Stewart et al.
patent: 7454552 (2008-11-01), Stewart et al.
patent: 7814259 (2010-10-01), Stewart et al.
patent: 2001/0037435 (2001-11-01), Van Doren
patent: 2002/0061022 (2002-05-01), Allen
patent: 2002/0099855 (2002-07-01), Bass et al.
patent: 2002/0114326 (2002-08-01), Mahalingaiah
patent: 2002/0122386 (2002-09-01), Calvignac
patent: 2002/0165947 (2002-11-01), Akerman
patent: 2002/0188754 (2002-12-01), Foster et al.
patent: 2003/0084219 (2003-05-01), Yao et al.
patent: 2003/0084373 (2003-05-01), Phelps et al.
patent: 2004/0019729 (2004-01-01), Kelley et al.
patent: 2004/0030857 (2004-02-01), Krakirian
patent: 2004/0123014 (2004-06-01), Schaefer et al.
patent: 2004/0230735 (2004-11-01), Moll
patent: 2005/0117578 (2005-06-01), Stewart et al.
patent: 2006/0010355 (2006-01-01), Arndt et al.
Petaswitch Solutions, Inc., The Pisces Chipset, Product Brief, 2001, http://www-peta-switch.com/products/product—brief.htm.
Petaswitch Solutions, Inc., PetaSwitch Solutions Announces Raising $4 Million in First Round Financing, Press Release, 2001, http://peta-switch.com
ewsroom/press—releases.htm.
Petaswitch Solutions, Inc., Company Overview, 2001, http://www.peta-switch.com/markets/overview.htm.
Gupta, Scheduling in Input Queued Switches: A Survey, Jun. 1996, Department of Computer Science, Stanford University, California.
Schoenen, et al, Distributed Cell Scheduling Algorithms for Virtual-Output-Queued Switches, Dec. 1999, pp. 1211-1215, vol. 1, Globecom, IEEE Global Telecommunications Conference.
Fahmy, A Survey of ATM Switching Techniques, Aug. 14, 2001, Department of Computer and Information Science, The Ohio State University.
Stiliadis, et al., Rate-Proportional Servers: A Design Methodology for Fair Queueing Algorithms, Dec. 1995, Computer Engineering & Information Sciences, University of California, Santa Cruz.
Stoica, et al., Earliest Eligible Virtual Deadline First: A Flexible and Accurate Mechanism for Proportional Share Resource Allocation, Department of Computer Science, Old Dominion University, Norfolk, VA.
Klein, PCI Express Is the new I/O Solution of Choice, Article, Nov. 2004, pp. 1-5, Technology @ Intel Magazine, Intel Corporation.
Bhatt, Creating a Third Generation I/O Interconnect, White Paper, 2002, pp. 1-8, Technology and Research Labs, Intel Corporation, http://www.intel.com/technology/pciexpress/downloads/3rdgenwhitepaper.pdf.
Stam, Inside PCI Express, Article, Sep. 9, 2002, pp. 1-37, ExtremeTech, http://www.extremetech.com/article2/0,3973,522663,00.asp.
Intel, Improve Video Quality with the PCI Express x16 Graphics Interface, Sales Brief, 2004, pp. 1-2, Intel Corporation, http://www.intel.com/design/chipsets/pciexpress.pdf.
Mayhew et al., PCI Express and Advanced Switching: Evolutionary Path to Building Next Generation Interconnects, Proceedings of 11th Symposim on High Performance Interconnects, Aug. 20, 2003, pp. 21-29, IEEE, Piscataway, NJ.
Danny Chi et al. Utilizing Non-Transparent Bridign in PCI Express Base™ Create Multi Processor Systems, Part I, TechOnLine Webcast, Aug. 26, 2003, http://seminar2.techonline.com/˜plx22/aug2603/index.shtml.
Jack Regula, Utilizing Non-Transparent Bridign in PCI Express Base™ to Create Multi Processor Systems, Part II, TechOnLine Webcast, Oct. 21, 2003, http://seminar2.techonline.com/˜plx22/oct2103/index.shtml.
Mark Hachman, Intel Reveals Details of Arapahoe/3GIO After SIG Approval, Technology News by ExtremeTech, Aug. 3, 2001, http://www.extremetech.com/article2/0,2845,118922,00.asp.
Ajanovic, et al., 3GIO Protocol and Software Interface, Intel Corporation, Intel Developer Forum, Feb. 25-28, 2002, slides 1-27.
PLX Technology, Inc., PLX to Showcase First PCT Express* Emulation at IDF, Press Release, Sep. 2, 2003.
PCI-SIG, Compaq, Dell, IBM, Intel and Microsoft Work Jointly with PCI-SIG to Create Open Specification for Next General-Purpose I/O, News Release, Aug. 3, 2001.
PCI-SIG, 22 Industry Leaders Join Arapahoe Work Group as Key Developers, Intel Developer Forum, News Release, Aug. 29, 2001.
Tommy Lee, PCI Express™ Design Enablement Efforts Accelerate Initial Product Testing in Early 2003. News Release, Nov. 19, 2002.
Intel, 22 Industry Leaders Join Arapahoe Work Group as Key Developers, Intel Developer Forum, Intel Press Release, Aug. 29, 2001.
Ray Weiss, 3GIO Named Successor to PCI/PCI-X, Oct. 29, 2001, Electronic Design, http://electronicdesign.com/article/embedded/3gio-named-successor-to-pci-pci-x3583.aspx.
Dodson, et al., Advanced Switching Makes PCI Express More Comms Friendly, EE/Times, News & Analysis, Dec. 12, 2002, http://www.eetimes.com/electronics-news/4143638/Advanced-Switching-Makes-PCI-Express-More-Comms-Friendly.
Stephen Shankland, Analysts Say Intel Proposal Could Split PC Industry, CNET News, Mar. 1, 2001, http:/
ews.cnetcom/2100-1001-253420.html.
Stephen Shankland, Approval Near on Intel PC-Overhaul Plan, ZD Net, CNET News on Jul. 31, 2001, http://www.zdnetasia.com/approval-near-on-intel-pc-overhaul-plan-20098955.htm.
Dodson, et al., Advanced Switching Makes PCI Express More Comms Friendly, plx tECHNOLOGY, Dec. 12, 2002, http://www.eetimes.com/General/DisplayPrintViewContent?contentltemld=4143638.
eeProductCenter, CPCI Board Supports Multiprocessing, Feb. 2, 1999, http://www.eeproductcenter.com/showArticle.jhtml?articleID=15300408.
Akber Kazmi, Non-Transparent Bridging Makes PCI-Express HA Friendly, Aug. 14, 2003, http://www.eetimes.com/story/OEG20030814S0015.
PLX Technology, PLX Technology Announces First Controller Based on New Switch Fabric Architecture, Press Release, Mar. 26, 2001, http://www.plxtech.com/about
ews/pr/2001/0326.
HiNT Corporation, HiNT Corporation announces its advanced 66 MHz/64 Bit Universal, Dual Mode (Transparent or Non Transparent), Hot Swap Capable (Mid-Transaction Extraction Problem Eliminated) PCI/PCI bridge for embedded and high-end platforms, Mar. 13, 2002.
Sarpa, et al., How HyperTransport and PCI Expr
de la Garrigue Michael
Haywood Chris
Stewart Heath
Auve Glenn A
Gunther John E.
Internet Machines, LLC
Sereboff Steven C.
SoCal IP Law Group LLP
LandOfFree
Routing data units between different address domains does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Routing data units between different address domains, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Routing data units between different address domains will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2663776