Routing architecture with high speed I/O bypass path

Details Routing architecture with high speed I/O bypass path Routing architecture with high speed I/O bypass path

2006-11-07

2006-11-07

Tran, Anh Q. (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S037000, C326S039000, C326S047000

Reexamination Certificate

active

07132852

ABSTRACT:
Improved routing architectures including one or more high speed input/output (I/O) bypass paths are provided for use in, for example, programmable logic devices (PLDs) such as field programmable gate arrays (FPGAs). The output bypass paths add additional routing connections to the routing architecture, providing faster connections between the output of a logic element (LE) in the PLD and external circuitry. In one embodiment, an output bypass path is used for directly connecting the output of the LE to the input of an I/O multiplexer of an I/O block. In another embodiment, the output bypass path also bypasses the I/O multiplexer, providing a direct connection between the output of the LE and a bypass multiplexer of the I/O block. Also provided is an input bypass path which provides direct connections between an input buffer of the I/O block and an otherwise dangling conductor at the periphery of the PLD's routing architecture.

REFERENCES:
patent: 4642487 (1987-02-01), Carter
patent: 5317210 (1994-05-01), Patel
patent: 5359536 (1994-10-01), Agrawal et al.
patent: 5740069 (1998-04-01), Agrawal et al.
patent: 6069490 (2000-05-01), Ochotta et al.
patent: 6366120 (2002-04-01), Schleicher et al.
patent: 6407576 (2002-06-01), Ngai et al.

Affiliated with

Also associated with

Rating

Routing architecture with high speed I/O bypass path does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Routing architecture with high speed I/O bypass path, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Routing architecture with high speed I/O bypass path will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3686680