Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1997-12-02
2000-05-30
Tokar, Michael
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 39, H03K 19177
Patent
active
060694904
ABSTRACT:
A direct connect mesh routing structure is provided for interconnecting configurable logic blocks within a programmable logic device. The structure includes multi-bit interconnect busses and a highly regular structure distributed throughout a configurable array enabling high direct interconnect utilization to adjacent and non-adjacent logic blocks, high speed circuit implementation, and improved timing characteristics. The direct connections of the invention are the preferred interconnect path between logic blocks because they substantially reduce the average interconnect delay, thereby allowing the programmable logic device to operate at a higher speed.
REFERENCES:
patent: Re34363 (1993-08-01), Freeman
patent: 4642487 (1987-02-01), Carter
patent: 4706216 (1987-11-01), Carter
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4870302 (1989-09-01), Freeman
patent: 5073729 (1991-12-01), Greene et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5208491 (1993-05-01), Ebeling et al.
patent: 5212652 (1993-05-01), Agrawal et al.
patent: 5243238 (1993-09-01), Kean
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5260881 (1993-11-01), Agrawal et al.
patent: 5267187 (1993-11-01), Hsieh et al.
patent: 5349250 (1994-09-01), New
patent: 5357153 (1994-10-01), Chiang et al.
patent: 5365125 (1994-11-01), Goetting et al.
patent: 5455525 (1995-10-01), Ho et al.
patent: 5457410 (1995-10-01), Ting
patent: 5469003 (1995-11-01), Kean
patent: 5581199 (1996-12-01), Pierce et al.
patent: 5598109 (1997-01-01), Leong et al.
patent: 5629886 (1997-05-01), New
patent: 5682107 (1997-10-01), Tavana et al.
patent: 5740069 (1998-04-01), Agrawal et al.
patent: 5760604 (1998-06-01), Pierce et al.
patent: 5894565 (1999-04-01), Furtek et al.
Xilinx, Inc. "The Programmable Logic Data Book" 1996, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124, pp. 4-11 to 4-23 and 4-32 to 4-37.
Lucent Technologies, Microelectronics Group, ORCA, "Field-Programmable Gate Arrays Data Book," Oct. 1996, pp. 2-9 to 2-20.
Altera Corporation, "Flex 10K Embedded Programmable Logic Family Data Sheet" from the Altera Digital Library, 1996, available from Altera Corporation, 2610 Orchard Parkway, San Jose, CA 95134-2020, pp. 31-53.
G. De Micheli et al., "Design Systems for VLSI Circuits, Logic Synthesis and Silicon Compilation" 1987, Martinus Nijhoff Publishers, Dordrecht, pp. 113-195. ISBN 90-247-3561-0.
Ochotta Emil S.
Wieland Douglas P.
Cartier Lois D.
Le Don Phu
Tachner, Esq. Adam
Tokar Michael
Xilinx , Inc.
LandOfFree
Routing architecture using a direct connect routing mesh does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Routing architecture using a direct connect routing mesh, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Routing architecture using a direct connect routing mesh will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1912908