Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2005-11-29
2005-11-29
Le, Don (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S038000
Reexamination Certificate
active
06970014
ABSTRACT:
An embodiment of this invention pertains to a 3-sided routing architecture to interconnect function blocks, such as logic array blocks (“LABs”), within a programmable logic device (“PLD”). In the 3-sided routing architecture, inputs and outputs on a first side of a function block connect to a first channel, and inputs and outputs on a second side of the function block connect to a second channel where the second side is opposite the first side. Inputs and outputs on a third side of the function block connect to a third channel. A fourth channel associated with a fourth side of the function block, the fourth side opposite the third side, is coupled only to the first channel and the second channel. In one configuration, the inputs and outputs on each of the first side, the second side, and the third side have an equal number of inputs and outputs. In this configuration, each of the first channel, the second channel, and the third channel have the same width. In another configuration, the number of pins on one of the first side, the second side, or the third side differs from the number of pins on another one of those sides.
REFERENCES:
patent: 4870302 (1989-09-01), Freeman
patent: 5243238 (1993-09-01), Kean
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5455525 (1995-10-01), Ho et al.
patent: 5485103 (1996-01-01), Pedersen et al.
patent: 5537057 (1996-07-01), Leong et al.
patent: 5541530 (1996-07-01), Cliff et al.
patent: 5581199 (1996-12-01), Pierce et al.
patent: 5592106 (1997-01-01), Leong et al.
patent: 5682107 (1997-10-01), Tavana et al.
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5701091 (1997-12-01), Kean
patent: 5705939 (1998-01-01), McClintock et al.
patent: 5847579 (1998-12-01), Trimberger
patent: 5880598 (1999-03-01), Duong
patent: 5907248 (1999-05-01), Bauer et al.
patent: 5909126 (1999-06-01), Cliff et al.
patent: 5914616 (1999-06-01), Young et al.
patent: 5942913 (1999-08-01), Young et al.
patent: 6084429 (2000-07-01), Trimberger
patent: 6107824 (2000-08-01), Reddy et al.
patent: 6204690 (2001-03-01), Young et al.
patent: 6278291 (2001-08-01), McClintock et al.
patent: 6292018 (2001-09-01), Kean
patent: 6300794 (2001-10-01), Reddy et al.
patent: 6630842 (2003-10-01), Lewis et al.
Kluwer Academic Publishers, Vaughn Betz, Jonathan Rose, Alexander Marquardt,Architecture and CAD for Deep-Submicron FPGAs, Chapter 2.1 (pp. 11-18), Chapter 4 (pp. 63-103), Chapter 5 (pp. 105-126), and Chapter 7 (pp. 151-190), (Mar. 1999).
Betz Vaughn
Cliff Richard
Johnson Brian D.
Lane Christopher F.
Lee Andy L.
Le Don
Morrison & Foerster / LLP
LandOfFree
Routing architecture for a programmable logic device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Routing architecture for a programmable logic device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Routing architecture for a programmable logic device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3509066