Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
2008-03-25
2008-03-25
Rinehart, Mark H. (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C710S111000, C710S119000
Reexamination Certificate
active
11008745
ABSTRACT:
A low-latency, peer-to-peer TDM bus including one or more data lines and one or more control lines is provided. Attached devices access the bus sequentially in order of their bus addresses. During a device's access period, if the device has data to transmit, the device places its address on the data lines, asserts a START signal on the bus, and proceeds to transmit data to the other devices on the bus. When the data transmission is completed, the device asserts an END signal on the bus, thus passing control of the bus to the next device in the sequence. If the device has no data to transmit, the device simply places its address on the data lines, asserts the START signal, and asserts the END signal, and control passes directly to the next device in line. In this manner, each device has an opportunity to transmit on the bus.
REFERENCES:
patent: 3813651 (1974-05-01), Yamada
patent: 4438520 (1984-03-01), Saltzer
patent: 4570220 (1986-02-01), Tetrick et al.
patent: 4570257 (1986-02-01), Olson et al.
patent: 4658353 (1987-04-01), Whittaker et al.
patent: 4799052 (1989-01-01), Near et al.
patent: 5450404 (1995-09-01), Koopman et al.
patent: 5524215 (1996-06-01), Gay
patent: 5535212 (1996-07-01), Koopman et al.
patent: 5537549 (1996-07-01), Gee et al.
patent: 5551052 (1996-08-01), Barnes et al.
patent: 5671373 (1997-09-01), Prouty et al.
patent: 5832242 (1998-11-01), Gulick
patent: 5883478 (1999-03-01), Thesling
patent: 5884053 (1999-03-01), Clouser et al.
patent: 5896399 (1999-04-01), Lattimore et al.
patent: 5901146 (1999-05-01), Upp
patent: 5911052 (1999-06-01), Singhal et al.
patent: 6104724 (2000-08-01), Upp
patent: 6415369 (2002-07-01), Chodneckar et al.
patent: 6895482 (2005-05-01), Blackmon et al.
patent: 2004/0184572 (2004-09-01), Kost et al.
Philips Semiconductors. PDI1394P11 3-port physical layer interface. Product Specification Data Sheet. Apr. 9, 1999.
Wasaki, Katsumi. A Formal Verification Case Study for IEEE-P.896 Bus Arbiter by using A Model Checking Tool. International Journal of Computer Science and Network Security. vol. 7, No. 3. Mar. 2007.
Atmel Corporation. Two-Wire Peripheral Expansion for the AT89C2051 Microcontroller. Application Note. Dec. 1997.
PCI Local Bus Specification—Revision 2.2; Dec. 18, 1998—322 pges.
Agere Systems Inc.
Rinehart Mark H.
Spittle Matthew
LandOfFree
Round-robin bus protocol does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Round-robin bus protocol, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Round-robin bus protocol will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3919706