Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor
Reexamination Certificate
2007-06-05
2010-11-30
Landau, Matthew C (Department: 2813)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
C438S015000, C438S108000, C257S788000, C257S789000, C257S790000
Reexamination Certificate
active
07842540
ABSTRACT:
A bonded device structure including a first substrate having a first set of metallic bonding pads, preferably connected to a device or circuit, and having a first non-metallic region adjacent to the metallic bonding pads on the first substrate, a second substrate having a second set of metallic bonding pads aligned with the first set of metallic bonding pads, preferably connected to a device or circuit, and having a second non-metallic region adjacent to the metallic bonding pads on the second substrate, and a contact-bonded interface between the first and second set of metallic bonding pads formed by contact bonding of the first non-metallic region to the second non-metallic region. At least one of the first and second substrates may be elastically deformed.
REFERENCES:
patent: 4818728 (1989-04-01), Rai et al.
patent: 4904328 (1990-02-01), Beecher et al.
patent: 5489804 (1996-02-01), Pasch
patent: 5734199 (1998-03-01), Kawakita et al.
patent: 6322600 (2001-11-01), Brewer et al.
patent: 6528894 (2003-03-01), Akram et al.
patent: 6552436 (2003-04-01), Burnette et al.
patent: 6555917 (2003-04-01), Heo
patent: 6579744 (2003-06-01), Jiang
patent: 6589813 (2003-07-01), Park
patent: 6660564 (2003-12-01), Brady
patent: 6828686 (2004-12-01), Park
patent: 6909194 (2005-06-01), Farnworth et al.
patent: 7109063 (2006-09-01), Jiang
patent: 2002/0003307 (2002-01-01), Suga
patent: 2002/0113241 (2002-08-01), Kubota et al.
patent: 2002/0173120 (2002-11-01), Enquist
patent: 2003/0092220 (2003-05-01), Akram
patent: 0 465 227 (1992-01-01), None
patent: WO 03/054954 (2003-07-01), None
Qin-Yi Tong, et al., “Low Temperature Wafer Direct Bonding”, Journal of Microelectromechanical Systems, IEEE Service Center, Piscataway, NJ, vol. 3, No. 1, Mar. 1, 1994, pp. 29-35, XP-000885425, ISSN 1057-7157.
Tadaotomo Suga and Kanji Otsuka, Bump-less Interconnect for Next Generation System Packaging, The University of Tokyo, Research Center for Science and Technology, Tokyo, Japan, 2001 Electronic Components and Technology Conference, pp. 1-6.
T. Suga, Feasibility of Surface Activated Bonding for Ultra-fine Pitch Interconnection—A New Concept of Bump-less Direct Bonding for System Level Packaging, The University of Tokyo, Research Center for Science and Technology, 2000 Electronics Components and Technology Conference, pp. 702-705.
Akitsu Shigetou, Naoe Hosoda, Toshihiro Itoh and Tadatomo Suga, Room-Temperature Direct Bonding of CMP-Cu for Bumpless Interconnection, Research Center for Advanced Science and Technology, University of Tokyo, 2001 Electronic Components and Technology Conference, pp. 1-6.
A. Shigetou, T. Itoh, M. Matsuo, N. Hayasaka, K. Okumura and T. Suga, Cu-Cu Direct Bonding for Bump-Less Interconnect, Research Center for Advanced Science and Technolog, University of Tokyo Optoelectronic Packaging and Solder Bumps, pp. 628-639, 2002.
Wikipedia, “Chemical bond”, <URL http://en.wikipedia.org/wiki/chemical—bond, Accessed on Mar. 31, 2010, 10 pages.
Wikipedia, “Van der Waals force”, <URL http://en.wikipedia.org/wiki/Van-der-Waals-force>, Accessed Mar. 31, 2010, 4 pages.
Enquist Paul M.
Rose Anthony Scot
Tong Qin-Yi
Landau Matthew C
Mitchell James M
Oblon, Spivak McClelland, Maier & Neustadt, L.L.P.
Ziptronix, Inc.
LandOfFree
Room temperature metal direct bonding does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Room temperature metal direct bonding, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Room temperature metal direct bonding will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4218898