Boots – shoes – and leggings
Patent
1994-07-28
1995-10-17
Lim, Krisna
Boots, shoes, and leggings
364DIG1, 3642318, 36423223, 3642464, 3642716, G06F 930, G06F 938
Patent
active
054598435
ABSTRACT:
A pipelined, RISC-type processor operated in parallel mode and its associated processing methods for separately handling instructions from multiple program instruction sets. The pipelined processor includes an instruction fetch unit, an instruction decode unit and n execution units. Each execution unit operates at substantially the same process cycle time, while the speed of operation of the instruction fetch unit and instruction decode unit is at least n times the cycle time of the execution units such that each phase of the pipeline separately processes n instructions substantially within one machine cycle. Timing and control circuitry is coupled to each of the principle elemental units for controlling the timing and sequence of operations on instructions.
REFERENCES:
patent: 3866523 (1975-05-01), Ferguson et al.
patent: 4295193 (1981-10-01), Pomerene
patent: 4476525 (1984-10-01), Ishii
patent: 4493019 (1985-01-01), Kim et al.
patent: 4569016 (1986-02-01), Hao et al.
patent: 4589065 (1986-05-01), Auslander et al.
patent: 4675806 (1987-06-01), Uchida
patent: 4734852 (1988-03-01), Johnson et al.
patent: 4752873 (1988-06-01), Shonai et al.
patent: 4766566 (1988-08-01), Chuang
patent: 4809171 (1989-02-01), Dozier et al.
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4928226 (1990-05-01), Kamada et al.
patent: 4942525 (1990-07-01), Shintani et al.
patent: 5202967 (1993-04-01), Matsuzaki et al.
Hwang et al., 3.3.2 "Data Buffering and Busing Structures", Computer Architecture and Parallel Processing, McGraw-Hill, p. 193, 1984.
Lee et al., "Pipeline Interleaved Programmable DSP's: Architecture," IEE Trans. on Acoustics, Speec, and Signal Processing, vol. ASSP-35, No. (, pp. 1320-1333, Sep. 1987.
Farrens et al., "Strategires for Achieving Improved Processor Throughout," Computer Architecture News, vol. 19, No. 3, pp. 362-369, May 1991.
Davis Gordon T.
Holung Michael G.
Mandalia Baiju D.
Reilly John J.
Robinson, Jr. William R.
International Business Machines - Corporation
Lim Krisna
LandOfFree
RISC-type pipeline processor having N slower execution units ope does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with RISC-type pipeline processor having N slower execution units ope, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and RISC-type pipeline processor having N slower execution units ope will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-605039