Electrolysis: processes – compositions used therein – and methods – Electrolytic coating – Controlling current distribution within bath
Reexamination Certificate
2001-01-18
2003-04-22
Valentine, Donald R. (Department: 1741)
Electrolysis: processes, compositions used therein, and methods
Electrolytic coating
Controlling current distribution within bath
C205S137000, C204S212000, C204S230200
Reexamination Certificate
active
06551484
ABSTRACT:
2. Field of the Invention
The present invention generally relates to deposition of a metal film on a substrate. More particularly, the electric current/voltage established between an anode and a substrate seed layer during metal film deposition on a substrate.
3. Background of the Related Art
Electroplating, previously limited in integrated circuit design to the fabrication of lines on circuit boards, is now used to deposit metal film on substrates to form interconnect features, such as vias or trenches. One feature filling method that utilizes electroplating requires initially depositing a diffusion barrier layer on the substrate by a process such as chemical vapor deposition (CVD), physical vapor deposition (PVD), or an electroless plating systems. A seed layer is deposited on the diffusion barrier layer by CVD, PVD, or an electroless plating systems to define a plating surface on the substrate. A metal film is then deposited on the substrate seed layer by electroplating. The deposited metal is planarized by another process such as chemical mechanical polishing (CMP), to define conductive interconnect features.
Electro-chemical plating (ECP), one embodiment of electroplating, is performed by establishing a voltage across an electrolyte solution between the anode and the substrate seed layer. Both the anode and the substrate seed layer are disposed in contact with the electrolyte solution during ECP. During normal ECP operations, a sufficient negative voltage, known as a plating voltage, is established between the seed layer on the substrate and the anode to attract metal ions in the electrolyte solution to deposit as metal film on the seed layer. The plating voltage is typically applied when the substrate seed layer is fully immersed in the electrolyte solution within the ECP system. A solid-state power supply, applied under the control of a controller, is used to apply electric voltages/currents between the anode and the seed layer. When electroplating substrates, efforts are made to ensure the production of a consistent electric current density across the seed layer on the substrate during the plating process. For each plating location on the seed layer, the metal film deposition rate varies as a function of the electric current density at that location. Therefore, variations in the electric current density across the seed layer on the substrate likely result in inconsistent plating rates and deposited metal film thickness across that seed layer.
When an ECP system is not being used to deposit metal film on a substrate for an extended period, such as during production downtime, portions of the head assembly such as the electric contacts are typically immersed in the electrolyte solution to limit oxidation of the head assembly that results from exposure of the electric contacts to air. Immersion of the head assembly into the electrolyte solution also minimizes formation of crystals that may form due to evaporation of water from the electrolyte solution containing chemicals such as copper sulfate.
Typical solid state power supplies for electroplating systems produce a slight or trickle current that flows from the anode to the electric contacts through the electrolyte solution even when the power supply is turned off. This slight or trickle current is known as a current leak, and the extent of the current leak is a quantified value in each solid state power supply. Though the trickle current level is typically small, it can cause metal ions from the electrolyte solution to deposit as metal film on the electric contacts, and thereby alter the electric characteristics of the electric contacts. Changes to the electrical or physical characteristics of the electric contacts, including oxidation, crystal formation, and deposition, adversely affect the consistency of the electric voltage/current supplied by the power supply through the electric contacts via the electrolyte solution to the substrate seed layer and adversely affects the resultant uniformity of the deposition metal film.
Therefore, there remains a need for an electro-chemical plating system that limits the current leakage from the power supply through the electric contacts and reduces the metal film deposition onto the electric contacts resulting from the current leakage.
REFERENCES:
patent: 2742413 (1956-04-01), Cransberg et al.
patent: 2882209 (1959-04-01), Brown et al.
patent: 3649509 (1972-03-01), Morawetz et al.
patent: 3727620 (1973-04-01), Orr
patent: 3770598 (1973-11-01), Creutz
patent: 4027686 (1977-06-01), Shortes et al.
patent: 4092176 (1978-05-01), Kozai et al.
patent: 4110176 (1978-08-01), Creutz
patent: 4113492 (1978-09-01), Sato et al.
patent: 4315059 (1982-02-01), Raistrick et al.
patent: 4326940 (1982-04-01), Eckles et al.
patent: 4336114 (1982-06-01), Mayer et al.
patent: 4376685 (1983-03-01), Watson
patent: 4405416 (1983-09-01), Raistrick et al.
patent: 4428815 (1984-01-01), Powell et al.
patent: 4435266 (1984-03-01), Johnston
patent: 4489740 (1984-12-01), Rattan et al.
patent: 4510176 (1985-04-01), Cuthbert et al.
patent: 4518678 (1985-05-01), Allen
patent: 4519846 (1985-05-01), Aigo
patent: 4693805 (1987-09-01), Quazi
patent: 4732785 (1988-03-01), Brewer
patent: 4789445 (1988-12-01), Goffman et al.
patent: 5039381 (1991-08-01), Mullarkey
patent: 5055425 (1991-10-01), Leibovitz et al.
patent: 5092975 (1992-03-01), Yamamura et al.
patent: 5155336 (1992-10-01), Gronet et al.
patent: 5162260 (1992-11-01), Leibovitz et al.
patent: 5222310 (1993-06-01), Thompson et al.
patent: 5224504 (1993-07-01), Thompson et al.
patent: 5230743 (1993-07-01), Thompson et al.
patent: 5252807 (1993-10-01), Chizinsky
patent: 5256274 (1993-10-01), Poris
patent: 5259407 (1993-11-01), Tuchida et al.
patent: 5290361 (1994-03-01), Hayashida et al.
patent: 5316974 (1994-05-01), Crank
patent: 5328589 (1994-07-01), Martin
patent: 5349978 (1994-09-01), Sago et al.
patent: 5368711 (1994-11-01), Poris
patent: 5377708 (1995-01-01), Bergman et al.
patent: 5415890 (1995-05-01), Kloiber et al.
patent: 5429733 (1995-07-01), Ishida
patent: 5447615 (1995-09-01), Ishida
patent: 5454930 (1995-10-01), Miura et al.
patent: 5516412 (1996-05-01), Andrlcacos et al.
patent: 5528118 (1996-06-01), Lee
patent: 5608943 (1997-03-01), Konishi et al.
patent: 5625170 (1997-04-01), Poris
patent: 5651865 (1997-07-01), Sellers
patent: 5705223 (1998-01-01), Bunkofske
patent: 5718813 (1998-02-01), Drummond et al.
patent: 5723028 (1998-03-01), Poris
patent: 5730890 (1998-03-01), Bickford et al.
patent: 5838121 (1998-11-01), Fairbairn et al.
patent: 6024856 (2000-02-01), Haydu et al.
patent: 6071388 (2000-06-01), Uzoh
patent: 6093291 (2000-07-01), Izumi et al.
patent: 6113771 (2000-09-01), Landau et al.
patent: 6174425 (2001-01-01), Simpson et al.
patent: 6179983 (2001-01-01), Reid et al.
patent: 932 709 (1955-03-01), None
patent: 58182823 (1983-10-01), None
patent: 63118093 (1988-05-01), None
patent: 04131395 (1992-05-01), None
patent: 04280993 (1992-10-01), None
patent: 06017291 (1994-01-01), None
patent: 443 108 (1974-12-01), None
patent: 97/12079 (1997-04-01), None
patent: 99/25902 (1999-05-01), None
patent: 99/25903 (1999-05-01), None
patent: 99/25904 (1999-05-01), None
patent: 99/25905 (1999-05-01), None
patent: 99/26275 (1999-05-01), None
Australian Patent Office Written Opinion from SG 9906158-2, Dated Mar. 5, 2002.
Graham, Kenneth A.,Electroplating Engineering Handbook, 2ndEdition. (Copy not available to Applicant at this time) (No Date).
“Wafer Back Surface Film Removal”, Colombo, L., Central R&D, SGS-Thomson Microelectronics, Agrate, Italy, 6 pages. No date.
“Metallization & Interconnect”, Semitool Products/Sales, Oct. 27, 1998, 4 pages.
Laurell Technologies Corporation, Oct. 27, 1998, 6 pages.
“VERTEQ” VERTEQ Online, 5 pages. (No Date).
“Tantalum, Copper and Damascene: The Future of Interconnects”, Singer, P., Semiconductor International, Jun. 1998, 6 pages.
“Wafer Processing”, Singer, P., Semiconductor International, Jun. 1998, p. 70.
“Ney Contact Manual”, Pitney, K., Electrical Contacts for Low Energy Uses, Oct. 8, 1974, 19 pages.
“Electric Conta
Dordi Yezdi N.
Hey H. Peter W.
Applied Materials Inc.
Moser Patterson & Sheridan
Valentine Donald R.
LandOfFree
Reverse voltage bias for electro-chemical plating system and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reverse voltage bias for electro-chemical plating system and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reverse voltage bias for electro-chemical plating system and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3089514