Reverse TLB for providing branch target address in a microproces

Details Reverse TLB for providing branch target address in a microproces Reverse TLB for providing branch target address in a microproces

1997-11-20

2000-06-20

Chan, Eddie P.

Electrical computers and digital processing systems: memory

Address formation

712239, 712238, 712233, 712237, 711204, 711205, 711206, 711207, G06F 1200

Patent

active

060790032

ABSTRACT:
A microprocessor employs a branch prediction unit including a branch prediction storage which stores the index portion of branch target addresses and an instruction cache which is virtually indexed and physically tagged. The branch target index (if predicted-taken, or the sequential index if predicted not-taken) is provided as the index to the instruction cache. The selected physical tag is provided to a reverse translation lookaside buffer (TLB) which translates the physical tag to a virtual page number. Concatenating the virtual page number to the virtual index from the instruction cache (and the offset portion, generated from the branch prediction) results in the branch target address being generated. In one embodiment, the process of reading an index from the branch prediction storage, accessing the instruction cache, selecting the physical tag, and reverse translating the physical tag to achieve a virtual page number may require more than a clock cycle to complete. Such an embodiment may employ a current page register which stores the most recently translated virtual page number and the corresponding real page number. The branch prediction unit predicts that each fetch address will continue to reside in the current page and uses the virtual page number from the current page to form the branch target address. The physical tag from the fetched cache line is compared to the corresponding real page number to verify that the fetch address is actually still within the current page. When a mismatch is detected between the corresponding real page number and the physical tag from the fetched cache line, the branch target address is corrected with the linear page number provided by the reverse TLB and the current page register is updated.

REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4400774 (1983-08-01), Toy
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4551797 (1985-11-01), Amdahl et al.
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4928223 (1990-05-01), Dao et al.
patent: 5053631 (1991-10-01), Perlman et al.
patent: 5058048 (1991-10-01), Gupta et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5136697 (1992-08-01), Johnson
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5305444 (1994-04-01), Becker et al.
patent: 5392410 (1995-02-01), Liu
patent: 5689672 (1997-11-01), Witt et al.
patent: 5737590 (1998-04-01), Hara
patent: 5764946 (1998-06-01), Tran et al.
patent: 5826074 (1998-10-01), Blomgren
patent: 5900022 (1999-05-01), Kranich
patent: 5938761 (1999-08-01), Patel et al.
patent: 5949995 (1999-09-01), Freeman
patent: 5954814 (1999-09-01), Zaidi et al.
patent: 5954816 (1999-09-01), Tran et al.
Intel 1994 Pentium Processor Family User's Manual, vol. 1: Pentium Processor Family Data Book, pp. 2-1 through 2-4.
Michael Slater, "AMD's K5 Designed to Outrun Pentium," Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Sebastian Rupley and John Clyman, "P6: The Next Step?," PC Magazine, Sep. 12, 1995, 16 pages.
Tom R. Halfhill, "AMD K6 Takes On Intel P6," BYTE, Jan. 1996, 4 pages.
Patterson et al., Computer Architecture A Quantitative Approach, Morgan Kaufmann Publishers, Inc., 1990, pp. 437-438.
PowerPC 601 RISC Microprocessor User's Manual, Motorola, Inc., 1993, pp. 1-7, 1-8, 1-28, 6-1 through 6-16.
Patterson et al., Computer Architecture A Quantitative Approach, Morgan Kaufmann Publishers, Inc., 1990, pp. 432-474.
White, et al, "How Computers Work, A Detailed Look at What's Going on Inside Your PC and Peripherals," PC/Computing Feb. 1993, pp. 282-309.
International Search Report EP 95 30 0714 dated Jun. 7, 1995.
White, et al., "RAM Cache-Speedy Memory on the Motherboard Makes Standard RAM Seem Even Faster" PC/Computing, Mar. 1993, pp. 262-270.

Affiliated with

Also associated with

Rating

Reverse TLB for providing branch target address in a microproces does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reverse TLB for providing branch target address in a microproces, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reverse TLB for providing branch target address in a microproces will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1863987