Restarting translated instructions

Details Restarting translated instructions Restarting translated instructions

2006-02-21

2006-02-21

Chan, Eddie (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

Branching

Reexamination Certificate

active

07003652

ABSTRACT:
A processing system has a processor core executing instructions of a first instruction set and an instruction translator for generating translator output signals corresponding to one or more instructions of the first instruction set so as to emulate instructions of a second instruction set. The instruction translator provides translator output signals specifying operations that are arranged so that the input variables to an instruction of the second instruction set are not changed until the final operation emulating that instruction is executed. An interrupt handler services an interrupt after execution of an operation of the instructions of the first instruction set. Arranging the translated sequences of instructions such that the input state is not altered until the final instruction is executed has the result that processing may be restarted after the interrupt either by rerunning the complete emulation if the final operation had not started when the interrupt occurred, or by running the next instruction from the second instruction set if the final operation had started when the interrupt occurred.

REFERENCES:
patent: 3889243 (1975-06-01), Drimak
patent: 3955180 (1976-05-01), Hirtle
patent: 4236204 (1980-11-01), Groves
patent: 4587632 (1986-05-01), Ditzel
patent: 4922414 (1990-05-01), Holloway et al.
patent: 4969091 (1990-11-01), Muller
patent: 5136696 (1992-08-01), Beckwith et al.
patent: 5307504 (1994-04-01), Robinson et al.
patent: 5367685 (1994-11-01), Gosling
patent: 5455775 (1995-10-01), Huber et al.
patent: 5568646 (1996-10-01), Jaggar
patent: 5619665 (1997-04-01), Emma
patent: 5638525 (1997-06-01), Hammond et al.
patent: 5659703 (1997-08-01), Moore et al.
patent: 5740461 (1998-04-01), Jaggar
patent: 5742802 (1998-04-01), Harter et al.
patent: 5752035 (1998-05-01), Trimberger
patent: 5758115 (1998-05-01), Nevill
patent: 5784584 (1998-07-01), Moore et al.
patent: 5805895 (1998-09-01), Breternitz
patent: 5809336 (1998-09-01), Moore et al.
patent: 5826089 (1998-10-01), Ireton
patent: 5838948 (1998-11-01), Bunza
patent: 5875336 (1999-02-01), Dickol et al.
patent: 5892966 (1999-04-01), Petrick et al.
patent: 5898885 (1999-04-01), Dickol et al.
patent: 5925123 (1999-07-01), Tremblay et al.
patent: 5926832 (1999-07-01), Wing et al.
patent: 5937193 (1999-08-01), Evoy
patent: 5953520 (1999-09-01), Mallick
patent: 5953741 (1999-09-01), Evoy et al.
patent: 5970242 (1999-10-01), O'Connor
patent: 5995743 (1999-11-01), Kahle et al.
patent: 6003126 (1999-12-01), Huynh et al.
patent: 6009059 (1999-12-01), Sasaoka
patent: 6009499 (1999-12-01), Koppala
patent: 6014723 (2000-01-01), Tremblay et al.
patent: 6021469 (2000-02-01), Tremblay et al.
patent: 6026485 (2000-02-01), O'Connor et al.
patent: 6031992 (2000-02-01), Cmelik et al.
patent: 6038643 (2000-03-01), Tremblay et al.
patent: 6070173 (2000-05-01), Huber et al.
patent: 6088786 (2000-07-01), Feierbach et al.
patent: 6122638 (2000-09-01), Huber et al.
patent: 6125439 (2000-09-01), Tremblay et al.
patent: 6148391 (2000-11-01), Petrick
patent: 6298434 (2001-10-01), Lindwer
patent: 6317872 (2001-11-01), Gee et al.
patent: 6332215 (2001-12-01), Patel et al.
patent: 6338134 (2002-01-01), Leung et al.
patent: 6349377 (2002-02-01), Lindwer
patent: 6374286 (2002-04-01), Gee et al.
patent: 6606743 (2003-08-01), Raz et al.
patent: 6718539 (2004-04-01), Cohen et al.
patent: 0 772 122 (1997-05-01), None
patent: 1 035 471 (2000-09-01), None
patent: WO 92/15946 (1992-09-01), None
patent: WO 98/28689 (1998-07-01), None
H. Stone, Chapter 12—“A Pipeline Push-Down Stack Computer”, 1969, pp. 235-249.
C. Glossner et al, “Delft-Java Link Translation Buffer”, Aug. 1998.
N. Vijaykrishnan et al, “Object-Oriented Architectural Support For a Java Processor” 1998, pp. 330-355.
C. Glossner et al, “The Delft-Java Engine: An Introduction”, Aug. 1997.
K. Ebcioglu et al, “A Java ILP Machine Based On Fast Dynamic Compilation”, Jan. 1997, pp. 1-13.
A. Wolfe, “First Java-specific chip takes wing”EETimes—1997.
Y. Patt,Introduction to Computer Systems From Bits and Gates to C and Beyond, 1999, pp. 1-517.
M. Ertl, “Stack Caching for Interpreters” 1994, pp. 1-13.
M. Ertl, “Stack Caching for Interpreters” 1995, pp. 1-13.
M. Ertl, “Implementation of Stack-Based Languages on Register Machines” Apr. 1996, pp. 1-4.
J. O'Connor et al, “PicoJava-I: The Java Virtual Machine in Hardware”IEEE MicroA Case for Intelligent RAM, Mar./Apr. 1997, pp. 45-53.
K. Andrews et al, “Migrating a CISC Computer Family Onto RISC Via Object Code Translation” 1992, pp. 213-222.
“PicoJava I Microprocessor Core Architecture” Oct. 1996, pp. 1-8, Sun Microsystems.
M. Ertl, “A New Approach to Forth Native Code Generation” 1992.
M. Maierhofer et al, “Optimizing Stack Code” 1997, p. 19.
D. Ungar et al, “Architecture of SOAR: Smalltalk on a RISC” The 11thAnnual International Symposium on Computer Architecture, Jun. 1984, pp. 188-197.
O. Steinbusch, “Designing Hardware to Interpret Virtual Machine Instructions” Feb. 1998, pp. 1-59.
R. Kapoor et al, “Stack Renaming of the Java Virtual Machine” Dec. 1996, pp. 1-17.
A. Yonezawa, et al, “Implementing Concurrent Object-Oriented Languages in Multicomputers”Parallel and Distributed Technology(Systems and Applications) May 1993, pp. 49-61.
C. Hsieh et al, “Java Bytecode to Native Code Translation; The Caffeine Prototype and Preliminary Results” IEEE/ACM International Symposium on Microarchitecture, Dec. 1996, pp. 90-97.
Y. Patt et al,Introduction to Computer Systems From Bits and Gates to C and Beyond, 2001, pp. 1-526.
Sun Microsystems PicoJava Processor Core Data Sheet, Dec. 1997, pp. 1-11.
H. McGhan et al, PicoJava A Direct Execution Engine for Java Bytecode, Oct. 1998, pp. 22-26.
C. Glossner et al, “Parallel Processing” Euro-Par 1997: Passau, Germany, Aug. 1997.
Y. Patt,Introduction to Computer Systems From Bits and Gates to C and Beyond, 1999, pp. 10-12 & 79-82.
Espresso—The High Performance Java Core Specification, Oct. 2001, pp. 1-33, Aurora VLSI, Inc.
J. Gosling, “Java Intermediate Bytecodes” 1995, pp. 111-118.
P. Koopman, Jr. “Stack Computers The New Wave” 1989, pp. 1-234.
M. Mrva et al, “A Scalable Architecture for Multi-Threaded JAVA Applications” Design Automation and Test in Europe, Feb. 1998, pp. 868-874.
L. Chang et al, “Stack Operations Folding in Java Processors”IEEE Proc.—Comput. Digit. Tech., vol. 145, No. 5, pp. 333-340 Sep. 1998.
L. Ton et al, Proceedings of the '97 International Conference on Parallel and Distributed Systems, “Instruction Folding in Java Processor”, pp. 138-143, Dec. 1997.
K. Buchenrieder et al, “Sealable Processor Architecture for Java With Explicit Thread Support”Electronics Lettersvol. 33, No. 18, pp. 1532+, Aug. 1997.
C. Chung et al, Proceedings of the '98 International Conference on Parallel and Distributed Systems, “A Dual Threaded Java Processor for Java Multithreading” pp. 693-700, Dec. 1998.
I. Kazi et al, “Techniques for Obtaining High Performance in Java Programs” Sep. 2000, pp. 213-240.
R. Kieburtz, “A RISC Architecture for Symbolic Computation” 1987, pp. 146-155.
M. Berekovic et al, “Hardware Realization of a Java Virtual Machine for High Performance Multimedia Applications”Signal Processing Systems SIPS 98, pp. 479-488, 1997.
P. Deutsch, “Efficient Implementation of the Smalltalk-80 System” 1983, pp. 297-302.
“Rockwell Produces Java Chip” Sep. 1997, CNET NEWS.COM.
Y. Patt et al,Introduction to Computing Systems from Bits and Gates to C and Beyond, 2001, pp. 1-16, 91-118 & 195-209.
IBM Technical Disclosure Bulletin, Mar. 1998, pp308-309, “System/370 Emulator Assist Processor For a Reduced Instruction Set Computer”.
IBM Te

Affiliated with

Also associated with

Rating

Restarting translated instructions does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Restarting translated instructions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Restarting translated instructions will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3651915