Response and data phases in a highly pipelined bus architecture

Details Response and data phases in a highly pipelined bus architecture Response and data phases in a highly pipelined bus architecture

2001-02-14

2004-10-12

Myers, Paul R. (Department: 2112)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

C710S058000

Reexamination Certificate

active

06804735

ABSTRACT:

BACKGROUND
1. Field
This disclosure generally relates to a pipelined bus architecture and protocol and various particular aspects thereof.
2. Description of Related Art
With the increasing complexity and demands of software applications, there is demand for processors to provide increased throughput and bandwidth. There may be one or more resources which can limit computer performance, such as input/output (I/O) speed or bandwidth, memory size, etc. One resource that often limits or throttles computer performance is the speed and bandwidth of a bus such as a processor bus (also referred to as a front side bus), which is the bus provided between one or more processors and the chipset. Some bus prior art bus protocols provide support multi-phase pipelined transaction schemes for the processor bus. For example, some Pentium® processors such as the Pentium Pro® processor, Pentium® II processor, and the Pentium® III processor (hereafter “P6 bus protocol processors”) from Intel Corporation and chipsets that communicate with such components support an advanced multi-phase pipelined bus protocol. Various details of the bus protocols for the P6 bus protocol processors are found in the Pentium Pro® processor, Pentium® II processor, and the Pentium® III processor Family Developer's Manuals. For example, the P6 bus protocol is described in the Pentium® II Processor Developer's Manual (see, e.g., Chapter 3), October, 1997, Intel document number 243502-001, available from Intel Corporation of Santa Clara, Calif. as well as
Pentium® Pro and Pentium® II System Architecture
, by Tom Shanley, December 1997.
Other processors have altered the data transfer protocol by increasing the data transfer rate using a double-pumped, source synchronous protocol. See, for example, PCT publication WO 99/36858. Additional changes to improve various bus characteristics such as bus throughput and/or reliability may be desirable.


REFERENCES:
patent: 5535340 (1996-07-01), Bell et al.
patent: 5548733 (1996-08-01), Sarangdhar et al.
patent: 5568620 (1996-10-01), Sarangdhar et al.
patent: 5581782 (1996-12-01), Sarangdhar et al.
patent: 5615343 (1997-03-01), Sarangdhar et al.
patent: 5737758 (1998-04-01), Merchant
patent: 5796977 (1998-08-01), Sarangdhar et al.
patent: 5844858 (1998-12-01), Kyung
patent: 5870567 (1999-02-01), Hausauer et al.
patent: 5903738 (1999-05-01), Sarangdhar et al.
patent: 5919254 (1999-07-01), Pawlowski et al.
patent: 5937171 (1999-08-01), Sarangdhar et al.
patent: 5964856 (1999-10-01), Wu et al.
patent: 5978869 (1999-11-01), Guthrie et al.
patent: 5999023 (1999-12-01), Kim
patent: 6012118 (2000-01-01), Jayakumar et al.
patent: 6092156 (2000-07-01), Schibinger et al.
patent: 6108721 (2000-08-01), Bryg et al.
patent: 6108736 (2000-08-01), Bell
patent: 6205506 (2001-03-01), Richardson
patent: 6223238 (2001-04-01), Meyer et al.
patent: 6260091 (2001-07-01), Jayakumar et al.
patent: 6405271 (2002-06-01), MacWilliams et al.
patent: 6681293 (2004-01-01), Solomon et al.
patent: 2003/0070018 (2003-04-01), Lai et al.
patent: WO 99/36858 (1999-07-01), None
Shanley, Tom, MindShare, Inc. “Pentium® Pro And Pentium® II System Architecture”, Second Edition, PC System Architecture Series, pp. 199-375.
Intel Corporation, “Accelerated Graphics Port Interface Specification,” Revision 1.0, Jul. 31, 1996.
Intel®, Pentium® II Processor Developer's Manual, Chapters 1-6, Oct. 1997.
Intel Corporation, “Intel Multibus® Specification”, 1978.
Intel Corporation, “Multibus® II Bus Architecture Specification Handbook,” 1984.
Intel Corporation, “High-Performance Synchronous 32-Bit Bus: MULTIBUS II.”

Affiliated with

Also associated with

Rating

Response and data phases in a highly pipelined bus architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Response and data phases in a highly pipelined bus architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Response and data phases in a highly pipelined bus architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3262821