Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
2005-05-03
2005-05-03
Ray, Gopal C. (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C709S220000, C710S300000
Reexamination Certificate
active
06889275
ABSTRACT:
A system and method are provided that include determining optimum memory organization in an electronic device, wherein further determined are optimum resource interconnection patterns. One aspect of the system and method includes determining resource, e.g., memories and data paths, interconnection patterns of complex bus structures with switches using system-level information about the data-transfer conflicts. The quantity of memories within an electronic device, the size of the memories and the interconnection between the memories, including the interconnection of the memories with one or more data paths, defines a memory organization of an electronic device. Another aspect of the system and method relates to selecting an optimized memory organization, including selecting an optimized interconnection pattern between the memories and between the memories and the data paths.
REFERENCES:
patent: 5448496 (1995-09-01), Butts et al.
patent: 5612891 (1997-03-01), Butts et al.
patent: 6343313 (2002-01-01), Salesky et al.
patent: 6421809 (2002-07-01), Wuytack et al.
“Performance modeling of the interconnect structure of a three-dimensional integrated RISC processor/cache system” by Kuhn S.A.; Kleiner, M.B.; Ramm, P.; Weber, W. (abstract only) Publication Date: Nov. 1996*
F. Catthoor et al., ‘Custom Memory Management Methodology’, Kluwer Ac. Publ., 1998, Table of Contents and pp. 193-300.
Catthoor Francky
van Meeuwen Tycho
van Zelst Allert
Vandecappelle Arnout
Interuniversitaire Micro-Elektronica Centrum (IMEC vzw)
Knobbe Martens Olson & Bear LLP
Ray Gopal C.
LandOfFree
Resource interconnection patterns in a customized memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Resource interconnection patterns in a customized memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Resource interconnection patterns in a customized memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3421242