Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-08-01
2008-12-09
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07464345
ABSTRACT:
A method for estimating resources during design planning is generally provided. A first step generally involves receiving design information for an integrated circuit design. A first portion of the integrated circuit design is generally complete, while a second portion of the integrated circuit design is generally incomplete. A second step generally involves receiving user input of estimated design information for the second portion of the integrated circuit design. A third step generally involves automatically generating one or more representative blocks representing the second portion of the integrated circuit design based on the user input. The one or more representative blocks may be generated having substantially equivalent size and characteristics to one or more actual blocks developed for the second portion of the integrated circuit design.
REFERENCES:
patent: 6317860 (2001-11-01), Heile
patent: 6496972 (2002-12-01), Segal
patent: 6789248 (2004-09-01), Lu et al.
patent: 7134100 (2006-11-01), Ravi et al.
patent: 7162706 (2007-01-01), Kuang et al.
patent: 7299446 (2007-11-01), He et al.
patent: 7308564 (2007-12-01), Jenkins, IV
patent: 2002/0162086 (2002-10-01), Morgan
patent: 2003/0028864 (2003-02-01), Bowen
patent: 2003/0105620 (2003-06-01), Bowen
patent: 2003/0115564 (2003-06-01), Chang et al.
patent: 2004/0025129 (2004-02-01), Batchelor
patent: 2005/0198601 (2005-09-01), Kuang et al.
patent: 2005/0268258 (2005-12-01), Decker
patent: 2006/0129963 (2006-06-01), Martin et al.
patent: 2006/0225004 (2006-10-01), Goto
patent: 2006/0271904 (2006-11-01), Emerson et al.
patent: 2008/0134107 (2008-06-01), Wang et al.
He Ying Chun
Lindberg Grant
Martin Gregor J.
Chiang Jack
LSI Corporation
Maiorana PC Christopher P.
Parihar Suchin
LandOfFree
Resource estimation for design planning does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Resource estimation for design planning, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Resource estimation for design planning will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4049089