Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2006-09-29
2009-10-13
Tran, Denise (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S203000, C712S216000
Reexamination Certificate
active
07603527
ABSTRACT:
Methods and apparatus for resolving false dependencies associated with speculatively executing load instructions in a processor core are described. In one embodiment, physical addresses of a load operation and a store operation are compared in response to a determination that the load operation may be potentially dependent on the store operation. Other embodiments are also described.
REFERENCES:
patent: 4375678 (1983-03-01), Krebs
patent: 4531147 (1985-07-01), Kouyama
patent: 5201052 (1993-04-01), Ohshima et al.
patent: 5606670 (1997-02-01), Abramson et al.
patent: 5644769 (1997-07-01), Hasiguti
patent: 5687336 (1997-11-01), Shen et al.
patent: 5764938 (1998-06-01), White et al.
patent: 5768610 (1998-06-01), Pflum
patent: 5828868 (1998-10-01), Sager et al.
patent: 5850543 (1998-12-01), Shiell et al.
patent: 5887185 (1999-03-01), Lynch
patent: 5935239 (1999-08-01), Narayan
patent: 5944841 (1999-08-01), Christie
patent: 6079006 (2000-06-01), Pickett
patent: 6119223 (2000-09-01), Witt
patent: 6138212 (2000-10-01), Chiacchia et al.
patent: 6256721 (2001-07-01), Witt
patent: 6332187 (2001-12-01), Witt
patent: 6622235 (2003-09-01), Keller et al.
patent: 6662280 (2003-12-01), Hughes
patent: 6665792 (2003-12-01), Merchant et al.
patent: 6742112 (2004-05-01), Yoaz et al.
patent: 6973563 (2005-12-01), Sander
patent: 7017026 (2006-03-01), Yoaz et al.
patent: 2002/0109700 (2002-08-01), Ma et al.
patent: 2004/0215934 (2004-10-01), Yoaz et al.
patent: 2005/0027975 (2005-02-01), Frommer et al.
patent: 2005/0154805 (2005-07-01), Steely et al.
patent: 2007/0094475 (2007-04-01), Bridges et al.
patent: 2007/0130448 (2007-06-01), Jourdan et al.
Davis, Mark C., et al., “Stack Tracker”, Intel Ref: P22032, U.S. Appl. No. 11/291,378, filed Dec. 1, 2005.
Bekerman, M. et al., “Early Load Address Resolution Via Register Tracking”, 27th Annual International Symposium on Computer Architecture (Vancouver, British Columbia, Canada). New York,NY.,(2000), pp. 306-315.
Microsoft Computer Dictionary, Fifth Edition, (2002), pp. 100, 354 and 491.
McKeeman, W. M., “Peephole Optimization”, Communications of the ACM, vol. 8 (7), (Jul. 1965), pp. 443-444.
Hammarlund Per
Hily Sebastien
Zhang Zhongying
Caven & Aghevli LLC
Intel Corporation
Tran Denise
LandOfFree
Resolving false dependencies of speculative load instructions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Resolving false dependencies of speculative load instructions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Resolving false dependencies of speculative load instructions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4054757