Resistor triggered electrostatic discharge protection

Details Resistor triggered electrostatic discharge protection Resistor triggered electrostatic discharge protection

2011-03-22

2011-03-22

Fureman, Jared J (Department: 2836)

Electricity: electrical systems and devices

Safety and protection of systems and devices

Load shunting by fault responsive means

Reexamination Certificate

active

07911750

ABSTRACT:
An electrostatic discharge (ESD) protection device (41, 51, 61, 71, 81) coupled across input-output (I/O) (22) and common (23) terminals of a core circuit (24) that it is intended to protect from ESD events, comprises, one or more serially coupled resistor triggered ESD clamp stages (41, 41′, 41″; 71, 71′, 71″), each stage (41, 41′, 41″; 71, 71′, 71″) comprising first (T1, T1′, T1″, etc.) and second transistors (T2, T2′, T2′″ etc.) having a common collector (52, 52′, 52″) and first (26, 26′, 26″) and second (36, 36′, 36″) emitters providing terminals (32, 42; 32′, 42′; 32″, 42″) of each clamp stage (41, 41′, 41″; 71, 71′, 71. A first emitter (25) of the first stage (41, 71) couples to the common terminal (23) and a second emitter (42″) of the last stage (41″, 71′) couples to the I/O terminals (22). Zener diode triggers are not used. Integrated external ESD trigger resistors (29, 29′, 29″; 39, 39′, 39″) (e.g., of poly SC) are coupled between the base (28, 28′, 28″; 38, 38′, 38″) and emitter (26, 26′, 26″; 36, 36′, 36″) of each transistor (T1, T1′, T1″; T2, T2′, T2″). Different resistor values (e.g., ˜0.5 k to 150 k Ohms) give different ESD trigger voltages. Cascading the clamp stages (41, 41′, 41″; 71, 71′) gives even higher trigger voltages. The ESD trigger resistances (29, 29′, 29″; 39, 39′, 39″) are desirably located outside the common collector-isolation wall (741, 742, 743; 741′, 742′, 743″) surrounding the transistors (T1, T1′, T1″; T2, T2′, T2″).

REFERENCES:
patent: 5276582 (1994-01-01), Merrill et al.
patent: 5602409 (1997-02-01), Olney
patent: 5717559 (1998-02-01), Narita
patent: 6365924 (2002-04-01), Wang et al.
patent: 6483168 (2002-11-01), Chiu
patent: 6891230 (2005-05-01), Yu
patent: 7002216 (2006-02-01), Huang
patent: 7164566 (2007-01-01), Xu et al.
patent: 2001/0043449 (2001-11-01), Okushima
patent: 2005/0083618 (2005-04-01), Steinhoff et al.
patent: 1020060122813 (2006-11-01), None
patent: 1020070056053 (2007-05-01), None
PCT Application No. PCT/US2009/031204; Search Report and Written Opinion; mailed Sep. 8, 2009.
Wang, A., et al., A novel dual-direction IC ESD Protection Device, Proceedings of 7th IPFA '99 Singapore, pp. 151-155.
Coffing, D., et al., Analysis of a Zener-Triggered Bipolar ESD Structure in a BiCMOS Technology, IEEE BCTM 1.2, Sep. 1998. pp. 31-34.
Joshi, S., et al., An analysis of bipolar breakdown and its application to the design of ESD protection circuits, IEEE 01CH137169. 39th annual International Reliability Physics Symposium, Orlando, Florida, 2001, pp. 240-245.
Freescale Semiconductor, Inc., Eletrostatic Discharger Protection Circuits, Figure A and B ( 1 page).

Affiliated with

Also associated with

Rating

Resistor triggered electrostatic discharge protection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Resistor triggered electrostatic discharge protection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Resistor triggered electrostatic discharge protection will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2746149