Static information storage and retrieval – Read/write circuit – Differential sensing
Reexamination Certificate
2006-07-18
2006-07-18
Le, Thong Q. (Department: 2827)
Static information storage and retrieval
Read/write circuit
Differential sensing
C365S189011
Reexamination Certificate
active
07079436
ABSTRACT:
Embodiments of the present invention provide a resistive cross point memory. The resistive cross point memory comprises an array of memory cells and a read circuit. The read circuit is configured to sense a resistance through a memory cell in the array of memory cells to obtain a sense result and calibrate the read circuit based on the sensed result. The read circuit comprises an up/down counter that provides a calibration value to the read circuit.
REFERENCES:
patent: 6128239 (2000-10-01), Perner
patent: 6188615 (2001-02-01), Perner et al.
patent: 6259644 (2001-07-01), Tran et al.
patent: 6262625 (2001-07-01), Perner et al.
patent: 6317375 (2001-11-01), Perner
patent: 6577529 (2003-06-01), Sharma et al.
patent: 6813208 (2004-11-01), Baker
patent: 2004/0004856 (2004-01-01), Sakimura et al.
Perner Frederick A.
Smith Kenneth Kay
Hewlett--Packard Development Company, L.P.
Le Thong Q.
LandOfFree
Resistive cross point memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Resistive cross point memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Resistive cross point memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3559062