Resettable memory apparatuses and design

Details Resettable memory apparatuses and design Resettable memory apparatuses and design

2008-10-27

2010-10-12

Whitmore, Stacy A (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C365S051000, C365S063000, C711S100000

Reexamination Certificate

active

07814442

ABSTRACT:
Resettable memory implemented using memory without reset and methods and apparatuses to design the same. A resettable memory may include: a plurality of resettable memory cells; a plurality of memory units; and a reset information propagation logic coupled to the resettable memory cells and the memory units. The reset information propagation logic is to write reset information into a portion of the memory units when one of the resettable memory cells has a reset value and one of the memory units is written into. Alternatively, a resettable memory may include: a memory unit; a resettable finite state machine to change state in response to write request to the memory unit; and a selector coupled to the finite state machine and the memory unit to select one from a reset value and an output from the memory unit based on at least a state of the finite state machine.

REFERENCES:
patent: 5018111 (1991-05-01), Madland
patent: 5067110 (1991-11-01), Runaldue
patent: 5285420 (1994-02-01), Shibue
patent: 5373466 (1994-12-01), Landeta et al.
patent: 5450353 (1995-09-01), Koike
patent: 5678021 (1997-10-01), Pawate et al.
patent: 5764582 (1998-06-01), Tai
patent: 5771194 (1998-06-01), Maeno
patent: 5831868 (1998-11-01), Beausang et al.
patent: 5903466 (1999-05-01), Beausang et al.
patent: 6067627 (2000-05-01), Reents
patent: 6119211 (2000-09-01), Kaneko et al.
patent: 6192447 (2001-02-01), Shand
patent: 6282127 (2001-08-01), Pang et al.
patent: 6289498 (2001-09-01), Dupenloup
patent: 6292931 (2001-09-01), Dupenloup
patent: 6295636 (2001-09-01), Dupenloup
patent: 6298472 (2001-10-01), Phillips et al.
patent: 6378123 (2002-04-01), Dupenloup
patent: 6421818 (2002-07-01), Dupenloup et al.
patent: 6442721 (2002-08-01), Whetsel
patent: 6463560 (2002-10-01), Bhawmik et al.
patent: 6539523 (2003-03-01), Narain et al.
patent: 6598209 (2003-07-01), Sokolov
patent: 6609229 (2003-08-01), Ly et al.
patent: 6611462 (2003-08-01), Kawano
patent: 6694452 (2004-02-01), Kitao
patent: 6731106 (2004-05-01), Whetsel
patent: 6772277 (2004-08-01), Naffziger
patent: 6836420 (2004-12-01), Seshadri et al.
patent: 6934103 (2005-08-01), Chickanosky et al.
patent: 6934183 (2005-08-01), Seshadri et al.
patent: 7174489 (2007-02-01), Sadakata et al.
patent: 7200743 (2007-04-01), Malpass
patent: 08153126 (1996-06-01), None

Affiliated with

Also associated with

Rating

Resettable memory apparatuses and design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Resettable memory apparatuses and design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Resettable memory apparatuses and design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4177330