Electrical computers and digital processing systems: support – Digital data processing system initialization or configuration
Reexamination Certificate
2006-01-03
2006-01-03
Browne, Lynne H. (Department: 2116)
Electrical computers and digital processing systems: support
Digital data processing system initialization or configuration
C713S002000, C709S220000, C710S104000, C714S003000
Reexamination Certificate
active
06983363
ABSTRACT:
A processor resetting apparatus comprises a fibre channel arbitrated loop (FC-AL) interface arranged to receive a frame over the FC-AL containing an indicator of a reset command for a server comprising one of a redundant pair of servers and including a processor associated with the resetting apparatus. The apparatus further comprises a reset component, responsive to the reset command, to issue a reset command for resetting the processor. The apparatus therefore provides the ability for a server to reset another server if it detects that the server is faulty.
REFERENCES:
patent: 5136715 (1992-08-01), Hirose et al.
patent: 5183749 (1993-02-01), Ramos et al.
patent: 5313369 (1994-05-01), Lewis et al.
patent: 5483423 (1996-01-01), Lewis et al.
patent: 5790782 (1998-08-01), Martinez et al.
patent: 5814762 (1998-09-01), Tusler et al.
patent: 5892954 (1999-04-01), Tomas et al.
patent: 5892973 (1999-04-01), Martinez et al.
patent: 5933824 (1999-08-01), DeKoning et al.
patent: 5956665 (1999-09-01), Martinez et al.
patent: 6000020 (1999-12-01), Chin et al.
patent: 6044367 (2000-03-01), Wolff
patent: 6050658 (2000-04-01), O'Sullivan et al.
patent: 6061244 (2000-05-01), O'Sullivan et al.
patent: 6115814 (2000-09-01), Lieber et al.
patent: 6188973 (2001-02-01), Martinez et al.
patent: 6269288 (2001-07-01), Smith
patent: 6314488 (2001-11-01), Smith
patent: 6330690 (2001-12-01), Nouri et al.
patent: 6658504 (2003-12-01), Lieber et al.
patent: 2002/0004342 (2002-01-01), Mullins et al.
patent: 2002/0008427 (2002-01-01), Mullins et al.
patent: 2002/0010883 (2002-01-01), Coffey et al.
patent: 2002/0043877 (2002-04-01), Mullins et al.
patent: 2002/0044561 (2002-04-01), Coffey
patent: 2002/0044562 (2002-04-01), Killen, Jr. et al.
patent: 2002/0046276 (2002-04-01), Coffey et al.
patent: 2002/0054477 (2002-05-01), Coffey et al.
patent: 2002/0129182 (2002-09-01), Coffey
patent: 2002/0159311 (2002-10-01), Coffey et al.
patent: 2003/0056048 (2003-03-01), Mullins et al.
Oppedahl & Larson LLP
Richmount Computers Limited
Stoynov Stefan
LandOfFree
Reset facility for redundant processor using a fiber channel... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reset facility for redundant processor using a fiber channel..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reset facility for redundant processor using a fiber channel... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3551050