Request queuing system for a PCI bridge

Details Request queuing system for a PCI bridge Request queuing system for a PCI bridge

2001-03-30

2004-02-17

Thai, Xuan M. (Department: 2181)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

C710S107000, C710S306000, C710S309000, C710S310000, C710S240000, C710S241000

Reexamination Certificate

active

06694397

ABSTRACT:

FIELD OF THE INVENTION
The invention relates to bus bridges. More particularly, the invention relates to a bus bridge designed to connect a Peripheral Component Interface (PCI) bus or a PCI Extended (PCI-X) bus to another bus of any type. The PCI bus standard is found in Peripheral Component Interconnect (PCI) Local Bus Specification, Rev. 2.2, Dec. 18, 1998, available from the PCI Special Interest Group, Portland, Oreg. The PCI-X bus standard, a high-speed addendum to the PCI standard, is found in PCI-X Specification, Rev. 1.0a, Jul. 24, 2000, also available from the PCI Special Interest Group.
BACKGROUND OF THE INVENTION
To support the high-bandwidth data transfers demanded by modern applications, data are clocked across the buses of today's computer/digital systems at tremendous rates. To achieve reliable, high-speed data transfer, such systems often include a number of buses arranged in hierarchy and interconnected by devices called bus bridges.
A bus bridge is basically a load-isolating device that allows multiple devices to appear as a single capacitive load to a bus. Although the reduced capacitive loading increases the maximum frequency at which a bus can be operated, the bridge adds a layer of complexity to the design and operation of the computer/digital system. Further complexity can result if the bridge is used to interconnect different types of buses because the bridge will translate data, commands, and other control signals between the two bus formats.
The PCI to PCI Bridge Architecture Specification, Dec. 18, 1998, available from the PCI Special Interest Group, defines ordering rules for a PCI bridge. The ordering rules define the situations in which a request on the bridge may or may not pass a prior request on the bridge. These rules are necessary in order to avoid system deadlocks or the use of stale data.
Current PCI bridges rely on complex schemes that augment a set of first-in-first-out (FIFO) and/or random access structures with request numbering or other token-based schemes. Additional logic must then monitor the tokens to determine which requests may proceed and which requests must wait in accordance with the PCI Bridge ordering rules.


REFERENCES:
patent: 5717876 (1998-02-01), Robertson
patent: 5778235 (1998-07-01), Robertson
patent: 5835739 (1998-11-01), Bell et al.
patent: 6108741 (2000-08-01), MacLaren et al.
patent: 6170030 (2001-01-01), Bell
patent: 6205506 (2001-03-01), Richardson
patent: 6266778 (2001-07-01), Bell
patent: 6279087 (2001-08-01), Melo et al.

Affiliated with

Also associated with

Rating

Request queuing system for a PCI bridge does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Request queuing system for a PCI bridge, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Request queuing system for a PCI bridge will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3337971