Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-08-22
2006-08-22
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
07096444
ABSTRACT:
Methods are described herein for using a tree structure representation for searching selected areas of a programmable device layout in order to determine the existing component configuration of a device. The tree structure may be generated by assigning root nodes, branch nodes and leaf nodes to portions of a tree structure. A search algorithm may walk the tree structure representation of the device layout to determine the existing component configuration of the device of a selected portion of the device layout. The tree structure is simplified by each node of a set of sister nodes on the tree representing equally sized sub-area of the device layout. The tree structure is capable of representing units of layout of multiple different sizes and non-uniform layout units that may straddle more than one sub-area.
REFERENCES:
patent: 6009251 (1999-12-01), Ho et al.
patent: 6080204 (2000-06-01), Mendel
patent: 6530070 (2003-03-01), Kruse
patent: 6625611 (2003-09-01), Teig et al.
KLarquist Sparkman LLP
Siek Vuthe
LandOfFree
Representing device layout using tree structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Representing device layout using tree structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Representing device layout using tree structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3626300