Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-04-09
2010-10-12
Whitmore, Stacy A (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
07814448
ABSTRACT:
An approach that represents and propagates a variational voltage waveform in statistical static timing analysis of digital circuits is described. In one embodiment, there is a statistical static timing analysis tool for analyzing digital circuit designs. The statistical static timing analysis tool includes a variational waveform modeling component that is configured to generate a variational waveform model that approximate arbitrary waveform transformations of waveforms at nodes of a digital circuit. The variational waveform model transforms a nominal waveform into a perturbed waveform in accordance with a plurality of waveform transformation operators that account for variations that occur between the nominal waveform and the perturbed waveform. A variational waveform propagating component is configured to propagate variational waveforms through a timing arc from at least one input to at least one output of the digital circuit in accordance with the variational waveform model.
REFERENCES:
patent: 6684375 (2004-01-01), Tsukiyama et al.
patent: 7127385 (2006-10-01), Komoda et al.
patent: 2004/0243954 (2004-12-01), Devgan et al.
patent: 2005/0065765 (2005-03-01), Visweswariah
patent: 2005/0066296 (2005-03-01), Visweswariah
Jain et al., “Accurate Delay Computation for Noisy Waveform Shapes,” ICCAD, 2005, pp. 946-952, IEEE.
Hashimoto, et al., “Equivalent Waveform Propagation for Static Timing Analysis,” ICCAD, Apr. 2003, pp. 169-175, ACM.
Amin et al., “Weibull Based Analytical Waveform Model,” ICCAD, Aug. 2003, pp. 161-168, ACM.
Nassif et al., “Advanced Waveform Models for the Nano-Meter Regime,” TAU, 2004, 6 pages, IBM Research, Austin, TX.
Fatemi et al, “Statistical Logic Cell Delay Analysis Using a Current-Based Model,” DAC, Jul. 2006, pp. 253-256, California.
Gandhi et al., “Delay Modeling Using Ramp and Realistic Signal Waveforms,” Electro Information Technology, May 2005 IEEE, 5 pages.
Lin et al., “h-gamma: An RC Delay Metric Based on a Gamma Distribution Approximation of the Homogeneous Response,” ICCAD 1998, pp. 1-7, ACM.
Visweswariah et al., “First-Order Incremental Block-Based Statistical Timing Analysis,” DAC, Jun. 2004, pp. 331-336, ACM, San Diego, California.
Conn et al., “Gradient-Based Optimization of Custom Circuits Using a Static-Timing Formulation,” DAC, Jun. 1999, 8 pages.
Zolotov et al, “Noise Injection and Propagation in High Performance Designs,” ISQED, Mar. 2002, 6 pages, IEEE.
Keller et al, “A Robust Cell-Level Crosstalk Delay Change Analysis,” Mar. 2004, pp. 147-154, IEEE.
Croix et al, “Blade and Razor: Cell and Interconnect Delay Analysis Using Current-Based Models,” DAC, Jun. 2003, pp. 386-389, ACM.
Agarwal et al, “Statistical Timing Analysis Using Bounds,” 2003, 6 pages, Design, Automation and Test in Europe Conference and Exhibition (DATE), IEEE.
Chang et al, “Parameterized Block-Based Statistical Timing Analysis with Non-Gaussian Parameters, Nonlinear Delay Functions,” DAC, Jun. 2005, pp. 71-76, ACM, Anaheim, California.
Abbaspour Soroush
Hathaway David J.
Visweswariah Chandramouli
Xiong Jinjun
Zolotov Vladimir
Hoffman Warnick LLC
International Business Machines - Corporation
Kaufman Stephen
Whitmore Stacy A
LandOfFree
Representing and propagating a variational voltage waveform... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Representing and propagating a variational voltage waveform..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Representing and propagating a variational voltage waveform... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4218242