Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2005-03-15
2005-03-15
Sparks, Donald (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S118000, C711S128000, C711S134000, C711S159000, C714S006130, C714S048000, C714S049000, C714S052000
Reexamination Certificate
active
06868484
ABSTRACT:
A cache includes an error circuit for detecting errors in the replacement data. If an error is detected, the cache may update the replacement data to eliminate the error. For example, a predetermined, fixed value may be used for the update of the replacement data. Each of the cache entries corresponding to the replacement data may be represented in the fixed value. In one embodiment, the error circuit may detect errors in the replacement data using only the replacement data (e.g. no parity or ECC information may be used). In this manner, errors may be detected even in the presence of multiple bit errors which may not be detectable using parity/ECC checking.
REFERENCES:
patent: 3958228 (1976-05-01), Coombes et al.
patent: 4507729 (1985-03-01), Takahashi et al.
patent: 4912712 (1990-03-01), Yamada
patent: 4967414 (1990-10-01), Lusch et al.
patent: 5283876 (1994-02-01), Tague
patent: 5537570 (1996-07-01), Tran
patent: 5588112 (1996-12-01), Dearth et al.
patent: 5829024 (1998-10-01), Sato
patent: 5978952 (1999-11-01), Hayek et al.
patent: 5987585 (1999-11-01), Motoyama et al.
patent: 6101614 (2000-08-01), Gonzales et al.
patent: 6108753 (2000-08-01), Bossen et al.
patent: 6145057 (2000-11-01), Arimilli et al.
patent: 6546501 (2003-04-01), Hataida et al.
patent: 6571317 (2003-05-01), Supnet
patent: 6708294 (2004-03-01), Nakao et al.
patent: 0 377 164 (1990-07-01), None
patent: 0 706 128 (1996-04-01), None
patent: 02253079.4 (2004-07-01), None
patent: WO 9818108 (1998-04-01), None
Tom R. Halfhill, “SiByte Reveals 64-Bit Core For NPUs; Independent MIPS64 Design Combines Low Power, High Performance,” Microdesign Resources, Jun. 2000, Microprocessor Report, 4 pages.
SiByte, “Target Applications,” http://sibyte.com/mercurian/applications.htm, Jan. 15, 2001, 2 pages.
SiByte, “SiByte Technology,” http://sibyte.com/mercurian/technology.htm, Jan. 15, 2001, 3 pages.
SiByte, “The Mercurian Processor,” http://sibyte.com/mercurian, Jan. 15, 2001, 2 pages.
SiByte, “Fact Sheet,” SB-1 CPU, Oct. 2000, rev. 0.1, 1 page.
SiByte, “Fact Sheet,” SB-1250, Oct. 2000, rev. 0.2, 10 pages.
Stepanian, SiByte, SiByte SB-1 MIPS64 CPU Core, Embedded Processor Forum 2000, Jun. 13, 2000, 15 pages.
Jim Keller, “The Mercurian Processor: A High Performance, Power-Efficient CMP for Networking,” Oct. 10, 2000, 22 pages.
Patterson and Hennessy, “Computer Architecture A Quantitative Approach,” Second Edition, 1996 Morgan Kaufmann Publishers, Inc., 3 pages.
Broadcom Corporation
Dinh Ngoc
Garlick Harrison & Markison LLP
Sparks Donald
LandOfFree
Replacement data error detector does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Replacement data error detector, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Replacement data error detector will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3392466