Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-12-02
2008-11-18
Whitmore, Stacy A (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
07454730
ABSTRACT:
A method for inserting repeaters into an integrated circuit synthesis is provided. The method initiates with identifying possible repeater insertion locations along a signal routing pathway within an integrated circuit design. The possible repeater insertion locations are organized in a tree enabling bottom-up traversal. A set of solutions for each of the insertion locations is generated while traversing the tree in a first direction and the set of solutions is organized in a first and a second set, the first set ordered by a late mode capacitive load and the second set order by an early mode capacitive load. A computer readable medium including program instructions representing the method operations and a system are also included.
REFERENCES:
patent: 6353917 (2002-03-01), Muddu et al.
patent: 6493854 (2002-12-01), Chowdhury et al.
patent: 6718523 (2004-04-01), Hathaway et al.
patent: 6760893 (2004-07-01), Stong
patent: 6807658 (2004-10-01), Mielke et al.
patent: 7092838 (2006-08-01), Srinivas et al.
patent: 2003/0009733 (2003-01-01), Hathaway et al.
Martine & Penilla & Gencarella LLP
Sun Microsystems Inc.
Whitmore Stacy A
LandOfFree
Repeater insertion for concurrent setup time and hold time... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Repeater insertion for concurrent setup time and hold time..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Repeater insertion for concurrent setup time and hold time... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4042359