Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Patent
1997-06-23
2000-08-29
Lintz, Paul R.
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
716 14, 326 41, 326 82, G06F 1750, H03K 190175, H03K 19177, H01L 2500
Patent
active
061102210
ABSTRACT:
The present invention organizes the circuits on a VLSI chip into clusters. A number of channels exist in-between the clusters. Blocks of repeaters are used in a linear array, and are placed adjacent the edges of the clusters where repeaters are estimated to be needed. The repeater cells themselves are preferably formed to have a width less than or equal to the width of a line track for routing lines such that an array of repeater cells can be lined up with an array of routing lines in a bus.
REFERENCES:
patent: 4727493 (1988-02-01), Taylor, Sr.
patent: 4811237 (1989-03-01), Putatunda et al.
patent: 5119158 (1992-06-01), Hatano
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5208764 (1993-05-01), Rusu et al.
patent: 5410491 (1995-04-01), Minami
patent: 5416720 (1995-05-01), Fukui
patent: 5438681 (1995-08-01), Mensch, Jr.
patent: 5497108 (1996-03-01), Menon et al.
patent: 5774371 (1999-06-01), Kawakami
Saigo et al. ("Clock skew reduction approach for standard cell", Proceedings of the IEEE 1990 Custom Integrated Circuits Conference, May 13, 1990, pp. 16.4.1-3).
Areibi et al. ("An efficient clustering technique for circuit partitioning", 1996 IEEE International Symposium on Circuits and Systems, Circuits and Systems Connecting the World, ISCAS, vol. 4, pp. 671-674, Jan. 1, 1996).
Garbers et al. ("Finding clusters in VLSI circuits", 1990 IEEE International Conference on Computer-Aided Design-ICCAD-90, pp. 520-523, Nov. 11, 1990).
Prahlada-Rao et al. ("A genetic algorithm for channel routing using inter-cluster mutation", IEEE World Congress on Computational Intelligence, Proceedings of the First IEEE Conference on Evolutionary Computation, Jun. 27, 1994, vol. 1, pp. 97-103).
Katsadas et al. ("A multi-layer router utilizing over-cell areas", Proceedings of the 27th ACM/IEEE Design Automation Conference, Jun. 24, 1990, pp. 704-708).
Lee et al. ("HVH . . . VH multi-layer channel routing", Proceedings of the Fourth CSI/IEEE International Symposium on VLSI Design, Jan. 4, 1991, pp. 275-276).
Le Khanh
Pai Yet-Ping
Woo Kong-Fai
Kik Phallaka
Lintz Paul R.
Sun Microsystems Inc.
LandOfFree
Repeater blocks adjacent clusters of circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Repeater blocks adjacent clusters of circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Repeater blocks adjacent clusters of circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1244775