Repairable semiconductor integrated circuit memory by selective

Details Repairable semiconductor integrated circuit memory by selective Repairable semiconductor integrated circuit memory by selective

1998-02-02

1999-10-19

Nelms, David

Static information storage and retrieval

Read/write circuit

Bad bit

36523003, 36518509, 36518511, G11C 700

Patent

active

059700009

ABSTRACT:
A method and apparatus for repairing a memory device through a selective domain redundancy replacement (SDRR) arrangement, following the manufacture and test of the memory device. A redundancy array supporting the primary arrays forming the memory includes a plurality of redundancy groups, at least one of which contains two redundancy units. A redundancy replacement is hierarchically realized by a domain that includes a faulty element within the redundancy group, and by a redundancy unit that repairs the fault within the selected domain. SDRR allows a domain to customize the optimum number and size redundancy units according to existing fault distributions, while achieving a substantially saving in real estate, particularly over the conventional flexible redundancy replacement, in term of the number of fuses (10-20%). By combining several types of redundancy groups, each having a different number of redundancy elements, full flexible redundancy replacement can also be achieved. Consequently, this approach compensates for the drawback of existing intra-block replacements, flexible redundancy replacements, and variable domain redundancy replacements, while improving repairability irrespective of the fault distribution within the memory device.

REFERENCES:
patent: 5295101 (1994-03-01), Stephen et al.
patent: 5422850 (1995-06-01), Sukegawa et al.
patent: 5430679 (1995-07-01), Hiltebeitel et al.
patent: 5457655 (1995-10-01), Savignac et al.
patent: 5459690 (1995-10-01), Rieger et al.
patent: 5461587 (1995-10-01), Oh
patent: 5475648 (1995-12-01), Fujiwara
patent: 5487040 (1996-01-01), Sukegawa et al.
patent: 5491664 (1996-02-01), Phelan
patent: 5715202 (1998-02-01), Harima
H. L. Kalter, et al, "A 50-ns 16-Mb DRAM with a 10-ns Data Rate and On-Chip ECC" IEEE Journal of Solid-State Circuits, V. 25, Oct. 1990, pp. 1118-1128.
T. Kirihata, et al, "A 14-ns 4-Mb CMOS DRAM with 300-mW Active Power" IEEE Journal of Solid-State Circuits, V. 27, Sep. 1992, pp. 1222-1228.
T. Sugibayashi, et al, "A 30ns 256Mb DTAM with a Multi-Divided Array Structure" IEEE Journal of Solid-State Circuits, V. 28, Nov. 1993, pp. 1092-1098.
T. Kirihata, et al, "Fault-Tolerant Designs for 256 Mb DRAM" IEEE Journal of Solid-State Circuits, V. 31, Apr. 1996, pp. 558-566.

Affiliated with

Also associated with

Rating

Repairable semiconductor integrated circuit memory by selective does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Repairable semiconductor integrated circuit memory by selective , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Repairable semiconductor integrated circuit memory by selective will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2064810