Electrical computers and digital data processing systems: input/ – Input/output data processing – Data transfer specifying
Reexamination Certificate
2006-06-06
2006-06-06
Gaffin, Jeffrey (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Data transfer specifying
C710S020000, C710S052000, C710S066000, C711S169000
Reexamination Certificate
active
07058736
ABSTRACT:
A method includes reordering a non-linear burst transaction initiated by a processor targeting a peripheral bus to a linear order, and retrieving the linear burst from the peripheral bus.
REFERENCES:
patent: 4307461 (1981-12-01), Brickman et al.
patent: 4328543 (1982-05-01), Brickman et al.
patent: 5255378 (1993-10-01), Crawford et al.
patent: 5640517 (1997-06-01), Parks et al.
patent: 5696917 (1997-12-01), Mills et al.
patent: 5715476 (1998-02-01), Kundu et al.
patent: 5784705 (1998-07-01), Leung
patent: 5835970 (1998-11-01), Landry et al.
patent: 5898857 (1999-04-01), Beaman et al.
patent: 5918072 (1999-06-01), Bhattacharya
patent: 6026465 (2000-02-01), Mills et al.
patent: 6178467 (2001-01-01), Faucher et al.
patent: 6223266 (2001-04-01), Sartore
patent: 6292651 (2001-09-01), Dapper et al.
patent: 6418558 (2002-07-01), Roberts et al.
Dyer Russell W.
Garcia Serafin E.
Pasha Abdul H.
Chen Alan S.
Gaffin Jeffrey
LandOfFree
Reordering of burst data transfers across a host bridge does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reordering of burst data transfers across a host bridge, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reordering of burst data transfers across a host bridge will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3621524