Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2003-08-18
2009-08-18
Tsai, Sheng-Jen (Department: 2186)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S205000, C711S207000
Reexamination Certificate
active
07577816
ABSTRACT:
The present invention provides a method of initializing shared memory in a multinode system. The method includes building a local address space in each of a plurality of nodes and exporting the local address space from each of the plurality of nodes to a Remote Translation Table (RTT) in each of the plurality of nodes. The present invention further provides system including a plurality of nodes, each node having one or more processors and a memory controller operatively coupled to the one or more processors, wherein the memory controller includes a RTT for holding translation information for an entire virtual memory address space for the node, further wherein the RTT is initialized upon the start of a process by building a local address space in the node, and exporting the local address space from the node to a RTT in each of the plurality of other nodes.
REFERENCES:
patent: RE28577 (1975-10-01), Schmidt
patent: 4412303 (1983-10-01), Barnes et al.
patent: 4414624 (1983-11-01), Summer, Jr. et al.
patent: 4541046 (1985-09-01), Nagashima et al.
patent: 4888679 (1989-12-01), Fossum et al.
patent: 4989131 (1991-01-01), Stone
patent: 5012409 (1991-04-01), Fletcher et al.
patent: 5068851 (1991-11-01), Bruckert et al.
patent: 5197130 (1993-03-01), Chen et al.
patent: 5247635 (1993-09-01), Kamiya
patent: 5247691 (1993-09-01), Sakai
patent: 5341482 (1994-08-01), Cutler et al.
patent: 5375223 (1994-12-01), Meyers et al.
patent: 5418916 (1995-05-01), Hall et al.
patent: 5430850 (1995-07-01), Papadopoulos et al.
patent: 5430884 (1995-07-01), Beard et al.
patent: 5446915 (1995-08-01), Pierce
patent: 5530933 (1996-06-01), Frink et al.
patent: 5560029 (1996-09-01), Papadopoulos et al.
patent: 5606696 (1997-02-01), Ackerman et al.
patent: 5613114 (1997-03-01), Anderson et al.
patent: 5640524 (1997-06-01), Beard et al.
patent: 5649141 (1997-07-01), Yamazaki
patent: 5684977 (1997-11-01), Van Loo et al.
patent: 5717895 (1998-02-01), Leedom et al.
patent: 5721921 (1998-02-01), Kessler et al.
patent: 5765009 (1998-06-01), Ishizaka
patent: 5781775 (1998-07-01), Ueno
patent: 5787494 (1998-07-01), Delano et al.
patent: 5796980 (1998-08-01), Bowles
patent: 5812844 (1998-09-01), Jones et al.
patent: 5835951 (1998-11-01), McMahan
patent: 5860146 (1999-01-01), Vishin et al.
patent: 5897664 (1999-04-01), Nesheim et al.
patent: 5978830 (1999-11-01), Nakaya et al.
patent: 5987571 (1999-11-01), Shibata et al.
patent: 5995752 (1999-11-01), Chao et al.
patent: 6003123 (1999-12-01), Carter et al.
patent: 6014728 (2000-01-01), Baror
patent: 6047323 (2000-04-01), Krause
patent: 6088701 (2000-07-01), Whaley et al.
patent: 6101590 (2000-08-01), Hansen
patent: 6105113 (2000-08-01), Schimmel
patent: 6161208 (2000-12-01), Dutton et al.
patent: 6247169 (2001-06-01), DeLong
patent: 6269390 (2001-07-01), Boland
patent: 6269391 (2001-07-01), Gillespie
patent: 6308250 (2001-10-01), Klausler
patent: 6308316 (2001-10-01), Hashimoto et al.
patent: 6317819 (2001-11-01), Morton
patent: 6339813 (2002-01-01), Smith, III et al.
patent: 6356983 (2002-03-01), Parks
patent: 6389449 (2002-05-01), Nemirovsky et al.
patent: 6430649 (2002-08-01), Chaudhry et al.
patent: 6490671 (2002-12-01), Frank et al.
patent: 6496902 (2002-12-01), Faanes et al.
patent: 6496925 (2002-12-01), Rodgers et al.
patent: 6519685 (2003-02-01), Chang
patent: 6553486 (2003-04-01), Ansari
patent: 6591345 (2003-07-01), Seznec
patent: 6615322 (2003-09-01), Arimilli et al.
patent: 6665774 (2003-12-01), Faanes et al.
patent: 6684305 (2004-01-01), Deneau
patent: 6782468 (2004-08-01), Nakazato
patent: 6816960 (2004-11-01), Koyanagi
patent: 6910213 (2005-06-01), Hirono et al.
patent: 6922766 (2005-07-01), Scott
patent: 6925547 (2005-08-01), Scott et al.
patent: 6952827 (2005-10-01), Alverson et al.
patent: 6976155 (2005-12-01), Drysdale et al.
patent: 7028143 (2006-04-01), Barlow et al.
patent: 7089557 (2006-08-01), Lee
patent: 7103631 (2006-09-01), van der Veen
patent: 7111296 (2006-09-01), Wolrich et al.
patent: 7137117 (2006-11-01), Ginsberg
patent: 7143412 (2006-11-01), Koenen
patent: 7162713 (2007-01-01), Pennello
patent: 7191444 (2007-03-01), Alverson et al.
patent: 7334110 (2008-02-01), Faanes et al.
patent: 7366873 (2008-04-01), Kohn
patent: 7421565 (2008-09-01), Kohn
patent: 7437521 (2008-10-01), Scott et al.
patent: 2002/0078122 (2002-06-01), Joy et al.
patent: 2002/0091747 (2002-07-01), Rehg et al.
patent: 2002/0116600 (2002-08-01), Smith et al.
patent: 2002/0169938 (2002-11-01), Scott et al.
patent: 2002/0172199 (2002-11-01), Scott et al.
patent: 2003/0005380 (2003-01-01), Nguyen et al.
patent: 2003/0097531 (2003-05-01), Arimilli et al.
patent: 2003/0167383 (2003-09-01), Gupta et al.
patent: 2004/0044872 (2004-03-01), Scott
patent: 2004/0064816 (2004-04-01), Alverson et al.
patent: 2004/0162949 (2004-08-01), Scott et al.
patent: 2005/0044128 (2005-02-01), Scott et al.
patent: 2005/0044339 (2005-02-01), Sheets
patent: 2005/0125801 (2005-06-01), King
patent: 0353819 (1990-02-01), None
patent: 0473452 (1992-03-01), None
patent: 0475282 (1992-03-01), None
patent: 0501524 (1992-09-01), None
patent: 0570729 (1993-11-01), None
patent: WO-87/01750 (1987-03-01), None
patent: WO-88/08652 (1988-11-01), None
patent: WO-95/16236 (1995-06-01), None
patent: WO-96/10283 (1996-04-01), None
patent: WO-96/32681 (1996-10-01), None
US 7,243,211, 07/2007, Kohn (withdrawn)
Abts, D , “So Many States, So Little Time: Verifying Memory Coherence in the Cray X1”,Parallel and Distributed Processing Symposium, (Apr. 22, 2003),11-20.
Chen, Y. , et al., “UTLB: A Mechanism for Address Translation on Network Interfaces”,Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems(ASPLOS), (1998),193-204.
Faanes, G. J., et al., “Decoupled Vector Architecture”, U.S. Appl. No. 10/643,586, filed Aug. 18, 2003, 47 pages.
Gharachorloo, Kourosh , “Two Techniques to Enhance the Performance of Memory Consistency Models”,Proceedings of the International Conference on Parallel Processing, (1991),1-10.
Hennessy, J. L.,Computer Architecture A Quantitative Approach, Second Edition, Morgan Kaufman Publishers, Inc., (1996),39-41.
Kontothanassis, L. , et al., “VM-based shared memory on low-latency, remote-memory-access networks”,Proceedings of the ACM ISCA '97, (1997),157-169.
Scott, S. L., “Decoupled Store Address and Data In A Multiprocessor System”, U.S. Appl. No. 10/643,742, filed Aug. 18, 2003, 27 Pages.
Scott, S. L., “Latency Tolerant Distributed Shared Memory Multiprocessor Computer”, U.S. Appl. No. 10/643,585, filed Aug. 18, 2003, 17 Pages.
Scott, S. L., et al., “Multistream Processing Memory-and Barrier-Synchronization Method and Apparatus”, U.S. Appl. No. 10/643,741, filed Aug. 18, 2003, 143 pages.
Scott, S. L., et al., “Relaxed Memory Consistency Model”, U.S. Appl. No. 10/643,754, filed Aug. 18, 2003, 144 Pages.
Scott, S. , “Synchronization and Communication in the T3E Multiprocessor”,ASPLOS, vol. II, (1996),pp. 26-36.
Sheets, K. , et al., “Remote-Translation Mechanism for a Multinode System”, U.S. Appl. No. 10/643,758, filed Aug. 18, 2003, 42 Pages.
Wood, D. A., et al., “An in-cache address translation mechanism”,Proceedings of the 13th annual international symposium on Computer architecture, (1986),358-365.
“Cray Assembly Language (CAL) for Cray X1™ Systems Reference Manual”,Section 2.6, Memory Ordering, http://docs.cray.com/books/S-2314-51/index.html, (Jun. 2003), 302 pgs.
“ECPE 4504: Computer Organization Lecture 12: Computer Arithmetic”, The Bradley Department of Electrical Engineering, (Oct. 17, 2000), 12 pgs.
“Msync—Synchronise Memory with Physical Storage”,The Single UNIX Ã?® Specification, Version 2: Msync, The Open Group, http://www.opengroup.org/onlinepubs/007908799/xsh/msync.html, (1997), 3 pgs.
Cohoon, J., et al.,C++ Program Design, McGraw-Hill Companies Inc., 2nd Edition, (1999), p. 493
Hastings Andrew B.
Sheets Kitrick
Cray Inc.
Schwegman Lundberg & Woessner, P.A.
Tsai Sheng-Jen
LandOfFree
Remote translation mechanism for a multinode system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Remote translation mechanism for a multinode system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Remote translation mechanism for a multinode system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4055315