Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2008-03-11
2008-03-11
McLean, Kimberly (Department: 2187)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S220000, C711S202000, C711S203000, C711S221000
Reexamination Certificate
active
09667050
ABSTRACT:
An address translation apparatus and method that can convert a limited-range memory address from a peripheral device to an expanded-range memory address on the fly. The invention can expand the limited address capability of a peripheral bus, such as a PCI bus with a 4 GB address range, to a much larger address capability, such as a 64 GB address range. This conversion can be performed on the fly by hardware, so that no appreciable delay in transfer time is created. The conversion can be performed by adding features to a conventional graphics controller interface, thus minimizing the impact on circuit complexity and system cost.
REFERENCES:
patent: 5060137 (1991-10-01), Bryg et al.
patent: 6282625 (2001-08-01), Porterfield
patent: 6526459 (2003-02-01), Campbell et al.
patent: 6625673 (2003-09-01), Dickey et al.
Bogin Zohar
Rabe Jeffrey L.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
McLean Kimberly
LandOfFree
Remapping I/O device addresses into high memory using GART does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Remapping I/O device addresses into high memory using GART, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Remapping I/O device addresses into high memory using GART will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3940670