Relocatable field programmable gate array bitstreams for...

Details Relocatable field programmable gate array bitstreams for... Relocatable field programmable gate array bitstreams for...

2011-03-15

2011-03-15

Cho, James H. (Department: 2819)

Electronic digital logic circuitry

Reliability

Redundant

C326S009000, C326S038000, C326S041000, C714S100000, C714S710000

Reexamination Certificate

active

07906984

ABSTRACT:
A Field Programmable Gate Array (FPGA) circuit capable of operating through at least one fault. The FPGA circuit includes a configuration memory and an embedded microprocessor. The embedded microprocessor having access to the configuration memory, static modules, at least one relocatable module, and at least one spare module. The relocatable module being relocatable from a first target area to a second target area. The relocatable module being relocatable by manipulating a partial bitstream with the embedded microprocessor. The microprocessor calculating a plurality of bitstream changes, to relocate the at least one relocatable module using at least triple modular redundancy (TMR).

REFERENCES:
patent: 5291496 (1994-03-01), Andaleon et al.
patent: 5896329 (1999-04-01), Trimberger
patent: 5931959 (1999-08-01), Kwiat
patent: 6526559 (2003-02-01), Schiefele et al.
patent: 6530049 (2003-03-01), Abramovici et al.
patent: 6851082 (2005-02-01), Corbett
patent: 6862692 (2005-03-01), Ulrich et al.
patent: 6871295 (2005-03-01), Ulrich et al.
patent: 6973608 (2005-12-01), Abramovici et al.
patent: 7111215 (2006-09-01), Keller et al.
patent: 7114109 (2006-09-01), Daily et al.
patent: 7134104 (2006-11-01), Goodnow et al.
patent: 7139928 (2006-11-01), Bhattacharya et al.
patent: 7155711 (2006-12-01), Vogel et al.
patent: 7200715 (2007-04-01), Kleiman et al.
patent: 7216277 (2007-05-01), Ngai et al.
patent: 7250786 (2007-07-01), Trimberger
patent: 7389460 (2008-06-01), Demara
patent: 7415644 (2008-08-01), Bower et al.
patent: 7590885 (2009-09-01), Kondo et al.
patent: 7607038 (2009-10-01), Barlow et al.
B. Blodget et al., “A lightweight approach for embedded reconfiguration of FPGAs”, Proceedings of the Design,Automation and Test in Europe Conference and Exhibition, IEEE Computer Society Reprint 1530-1591, 2003.
A. Weisensee et al., “A Self-Reconfigurable Computing Platform Hardware Architecture”, Project Proteus, pp. 1-5.
A. Benso et al., “A Self-Repairing Execution Unit for Microprogrammed Processors”, IEEE Reprint 0272-1732, Sep.-Oct. 2001.
J.M. Emmert et al., “Dynamic Fault Tolerance in FPGAs via Partial Reconfiguration”, pp. 1-10.
J. Torreson, “Reconfigurable Logic Applied for Designing Adaptive Hardware Systems”, pp. 1-5.
E. Carvalho et al., “Reconfiguration Control for Dynamically Reconfigurable Systems”, DCIS 2004, pp. 405-410.
D. Mesquita et al., “Remote and Partial Reconfiguration of FPGAs: tools and trends”, , Proceedings of the International Parallel and Distributed Processing Symposium, IEEE Computer Society Reprint 0-7695-1926, 2003.

Affiliated with

Also associated with

Rating

Relocatable field programmable gate array bitstreams for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Relocatable field programmable gate array bitstreams for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Relocatable field programmable gate array bitstreams for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2677292