Electrical computers and digital processing systems: processing – Processing control – Instruction modification based on condition
Reexamination Certificate
2009-04-29
2011-12-20
Vicary, Keith (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Instruction modification based on condition
C714S010000
Reexamination Certificate
active
08082425
ABSTRACT:
A system and method for efficient reliable execution on a simultaneous multithreading machine. A processor is placed in a reliable execution mode (REM) to detect possible errors during execution of a software application. Only two threads may be configured to operate in this mode. Floating-point store and integer-transfer unary instructions may be converted to new instructions. Each new instruction has two source operands, each corresponding to a different thread is specified by a same logical register number as a single source operand of the original unary instruction. All other instructions are replicated, wherein the original instruction and its twin are assigned to different threads. Simultaneous multi-threaded (SMT) floating-point logic may only be able to provide lockstep execution when it communicates using the new instruction with instantiated integer independent clusters. The new instruction cannot begin until both source operands are ready, which are subsequently compared to determine any mismatches or errors.
REFERENCES:
patent: 5226152 (1993-07-01), Klug et al.
patent: 5799022 (1998-08-01), Williams
patent: 5805486 (1998-09-01), Sharangpani
patent: 5903717 (1999-05-01), Wardrop
patent: 6393582 (2002-05-01), Klecka et al.
patent: 6571363 (2003-05-01), Steiss
patent: 6640313 (2003-10-01), Quach
patent: 6823473 (2004-11-01), Mukherjee
patent: 6854075 (2005-02-01), Mukherjee et al.
patent: 6862693 (2005-03-01), Chaudhry et al.
patent: 6928583 (2005-08-01), Griffin et al.
patent: 7003691 (2006-02-01), Safford et al.
patent: 7085959 (2006-08-01), Safford
patent: 7328371 (2008-02-01), Kalyanasundharam et al.
patent: 7865770 (2011-01-01), Quach
patent: 2001/0034824 (2001-10-01), Mukherjee et al.
patent: 2005/0015659 (2005-01-01), Pomaranski et al.
patent: 2005/0050307 (2005-03-01), Reinhardt et al.
patent: 2005/0108509 (2005-05-01), Safford et al.
patent: 2005/0138478 (2005-06-01), Safford et al.
patent: 2008/0244354 (2008-10-01), Wu et al.
patent: 2010/0169628 (2010-07-01), Hinton et al.
patent: WO2009/089033 (2009-07-01), None
Rotenberg (AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors); This paper appears in: Fault-Tolerant Computing, 1999. Digest of Papers. Twenty-Ninth Annual International Symposium on; Issue Date: 1999 On pp. 84-91.
Reinhardt et al. (Transient Fault Detection via Simultaneous Multithreading); ISCA '00 Proceedings of the 27th annual international symposium on Computer architecture; 2000, pp. 25-36.
Reddy et al. (Understanding Prediction-Based Partial Redundant Threading for Low-Overhead, High-Coverage Fault Tolerance) ; Proceeding ASPLOS-XII Proceedings of the 12th international conference on Architectural support for programming languages and operating systems; 2006, pp. 83-94.
Li et al. (Design Trade-Offs and Deadlock Prevention in Transient Fault-Tolerant SMT Processors); This paper appears in: Dependable Computing, 2006. PRDC'06. 12th Pacific Rim International Symposium on; Issue Date: Dec. 2006; On pp. 315-322.
Mukherjee, Shubhendu S., et al.; “Detailed Design and Evaluation of Redundant Multithreading Alternatives”; Proceedings of the 29th International Symposium on Computer Architecture; ISCA 2002, Anchorage, AL, May 25-29, 2002; ISCA, Los Alamitos, CA; IEEE Comp. Soc, May 25, 2002; pp. 99-110.
International Search Report and Written Opinion Application Serial No. PCT/US2010/032514 mailed Jul. 20, 2010.
Quach Nhon T.
Sudhakar Ranganathan
Advanced Micro Devices , Inc.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Rankin Rory D.
Vicary Keith
LandOfFree
Reliable execution using compare and transfer instruction on... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reliable execution using compare and transfer instruction on..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reliable execution using compare and transfer instruction on... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4315382