Regulated negative voltage supply circuit for floating gate memo

Details Regulated negative voltage supply circuit for floating gate memo Regulated negative voltage supply circuit for floating gate memo

1998-10-23

2000-04-25

Dinh, Son T.

Static information storage and retrieval

Floating gate

Particular biasing

3651852, 36518523, 365226, G11C 1604

Patent

active

060551860

ABSTRACT:
A technique for regulating a negative voltage charge pump to induce Fowler-Nordheim tunneling in floating gate cells controls applied bias to compensate for variations in the supply potential VDD, temperature, and the gate coupling ratio (GCR) or other characteristics of the memory cells which depend on manufacturing processes. A supply circuit for a negative voltage includes a voltage regulator that is coupled to the negative voltage source to maintain the negative voltage at a regulated level. The regulator includes an element that establishes the regulated level according to the manufacturing processes and temperature of the device. The regulator also comprises a circuit which establishes the regulated level in response to the supply voltage. Thus, where the negative voltage generator is utilized in a floating gate memory device, the element that establishes the regulated level according to manufactured processes and temperatures comprises a floating gate transistor manufactured according to the same processes as the non-volatile memory cells in the array on the device.

REFERENCES:
patent: 4481566 (1984-11-01), Hoffman et al.
patent: 4685083 (1987-08-01), Leuschner
patent: 5218571 (1993-06-01), Norris
patent: 5331592 (1994-07-01), Yamagata
patent: 5349220 (1994-09-01), Hong
patent: 5406524 (1995-04-01), Kawamura et al.
patent: 5532640 (1996-07-01), Okunaga
patent: 5537362 (1996-07-01), Gill et al.
patent: 5553030 (1996-09-01), Tedrow et al.
patent: 5581107 (1996-12-01), Kawamura et al.
patent: 5612921 (1997-03-01), Chang et al.
patent: 5631597 (1997-05-01), Akaogi et al.
patent: 5659502 (1997-08-01), Sali et al.
patent: 5663907 (1997-09-01), Frayer et al.
patent: 5721707 (1998-02-01), Villa et al.
patent: 5745414 (1998-04-01), Engh et al.
patent: 5754476 (1998-05-01), Caser et al.
Atsumi, S. et al., "A 16-Mb Flash EEPROM with a New Self-Data-Refresh Scheme for a Sector Erase Operation", IEEE Journal of Solid-State Circuits, vol. 29, No. 4, Apr. 1994, pp. 461-469.
Venkatesh et al., "A 55ns 0.35 Micron 5V-Only 16M Flash Memory with Deep-Power-Down", ISSCC 96, Session 2, Flash memory, Paper TP2.7, pp. 44-45 (1996).

Affiliated with

Also associated with

Rating

Regulated negative voltage supply circuit for floating gate memo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Regulated negative voltage supply circuit for floating gate memo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Regulated negative voltage supply circuit for floating gate memo will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-998926