Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Decoding
Patent
1995-06-07
1996-06-18
Hudspeth, David R.
Electronic digital logic circuitry
Function of and, or, nand, nor, or not
Decoding
326 41, 326 10, H03K 19177
Patent
active
055281761
ABSTRACT:
An field programmable gate array (FPGA) of cells arranged in rows and columns is interconnected by a hierarchical routing structure. Switches separate the cells into blocks and into blocks of blocks with routing lines interconnecting the switches to form the hierarchy. Also, select units for allowing memory bits to be addressed both individually and in large and arbitrary groups are disclosed. Further a control store for configuring the FPGA is addressed as an SRAM and can be dynamically reconfigured during operation.
REFERENCES:
patent: 4538247 (1985-08-01), Venkateswaran
patent: 4706216 (1987-11-01), Carter
patent: 4758745 (1988-07-01), El Gamal et al.
patent: 4758985 (1988-07-01), Carter
patent: 4930107 (1990-05-01), Chan et al.
patent: 4973956 (1990-11-01), Lin et al.
patent: 5003200 (1991-03-01), Sakamoto
patent: 5015883 (1991-05-01), Waller
patent: 5045720 (1991-09-01), Bae
patent: 5073729 (1991-12-01), Greene et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5175865 (1992-12-01), Hillis
patent: 5187393 (1993-02-01), El Gamal et al.
patent: 5243238 (1993-09-01), Kean
patent: 5338984 (1994-08-01), Sutherland
patent: 5375090 (1994-12-01), Yoshida
patent: 5440522 (1995-08-01), Hirano
Zlotnick, Fred; Butler, Paul; Wanhao, Li; Dandas, Tang "A High Performance Fine-Grained Approach to SRAM Based FPGA's" Wescon/93, Conference Record, Sep. 28-30th, San Francisco, CA 1993, pp. 321-326.
Mead and Conway, "Introduction to VLSI Systems", Oct. 1980, Addison-Wesley Pub. Co., Reading Mass., pp. 157-160.
Product Literature, "CLi6000 Series Field-Programmable Gate Arrays" Concurrent Logic, Inc. May 1992, Revision B, 16 pages.
Stone, H. S.; IEEE Transactions on Computers, vol. C19, No. 1; "A Logic in Memory Computer"; Jan. 1970; pp. 73-78.
Kautz, W.. H.; IEEE Transaction on Computers, vol. C18, No. 8; "Cellular Logic-in-Memory Arrays"; Aug. 1969; pp. 719-727.
Benjamin S. Ting, U.S. Patent Application entitled "Architecture and Interconnect Scheme for Programmable Logic Circuits", U.S. Ser. No. 08/101,197, filed Aug. 3, 1993.
Hudspeth David R.
Xilinx , Inc.
Young Edel M.
LandOfFree
Register with duplicate decoders for configurable cellular array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Register with duplicate decoders for configurable cellular array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Register with duplicate decoders for configurable cellular array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-225507