Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Scoreboarding – reservation station – or aliasing
Patent
1999-05-12
1999-11-16
Donaghue, Larry D.
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
Scoreboarding, reservation station, or aliasing
712 23, 712228, G06F 930
Patent
active
059875968
ABSTRACT:
A register rename unit employs a rename map stack upon which a register rename map corresponding to each dispatched instruction is pushed. Upon occurrence of an exception, the register rename maps corresponding to instructions subsequent to the instruction experiencing the exception are popped from the stack. In this manner, the architected register to implemented register mapping consistent with the instruction experiencing the exception is restored. According to one embodiment, the rename map stack can be recovered from an exception in one clock cycle. In one particular implementation, the rename map stack comprises multiple independent stacks. Each independent stack corresponds to one of the architected registers, and stores implemented register specifiers corresponding to that architected register. When an instruction is dispatched, stacking the corresponding register rename map comprises pushing the implemented register specifier assigned to the destination operand of the instruction onto the independent stack corresponding to the destination architected register. The remaining independent stacks remain unchanged. The register rename map corresponding to the instruction is represented by the top of each of the independent stacks subsequent to pushing the implemented register specifier corresponding to the destination operand.
REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4928223 (1990-05-01), Dao et al.
patent: 4992938 (1991-02-01), Cocke et al.
patent: 5053631 (1991-10-01), Perlman et al.
patent: 5058048 (1991-10-01), Gupta et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5136697 (1992-08-01), Johnson
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5519841 (1996-05-01), Sager et al.
patent: 5524262 (1996-06-01), Colwell et al.
patent: 5630149 (1997-05-01), Bluhm
patent: 5675759 (1997-10-01), Shebanow et al.
patent: 5694564 (1997-12-01), Alsup et al.
patent: 5740414 (1998-04-01), Tovey et al.
patent: 5758112 (1998-05-01), Yeager et al.
patent: 5778245 (1998-07-01), Papworth et al.
patent: 5794024 (1998-08-01), Golla et al.
Intel, "Chapter 2: Microprocessor Architecture Overview," pp. 2-1 through 2-4.
Michael Slater, "AMD's K5 Designed to Outrun Pentium," Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Sebastian Rupley and John Clyman, "P6: The Next Step?," PC Magazine, Sep. 12, 1995, 16 pages.
Tom R. Halfhill, "AMD K6 Takes On Intel P6," BYTE, Jan. 1996, 4 pages.
Gwennap, L., "Hal Reveals Multichip SPARC Processor; High Performance CPU for Hal Systems Only--No Merchant Sales," Microprocessor Report, Mar. 6, 1995, vol. 9, No. 3, 7 pages.
Gwennap, L., "MIPS R10000 Uses Decoupled Architecture--High Performance Core Will Drive MIPS High-End for Years," Microprocessor Report, Oct. 24, 1994, vol. 8, No. 14, 5 pages.
Advanced Micro Devices , Inc.
Donaghue Larry D.
Kivlin B. Noel
Merkel Lawrence J.
LandOfFree
Register rename stack for a microprocessor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Register rename stack for a microprocessor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Register rename stack for a microprocessor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1338583