Register file with integrated routing to execution units for...

Details Register file with integrated routing to execution units for... Register file with integrated routing to execution units for...

2007-12-13

2009-10-06

Bataille, Pierre-Michel (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

C711S156000, C718S108000

Reexamination Certificate

active

07600084

ABSTRACT:
A multi-context register file for use in a multi-threaded processor includes at least one multi-context register file cell having internal routing functionality.

REFERENCES:
patent: 5928356 (1999-07-01), Golliver et al.
patent: 6223208 (2001-04-01), Kiefer et al.
patent: 6298431 (2001-10-01), Gottlieb
patent: 6341347 (2002-01-01), Joy et al.
patent: 6343348 (2002-01-01), Tremblay et al.
patent: 6408325 (2002-06-01), Shaylor
patent: 6507862 (2003-01-01), Joy et al.
patent: 6694347 (2004-02-01), Joy et al.
Tremblay et al., “A Three Dimensional Register File For Superscalar Processors”, Jan. 1995, pp. 191-201, Proceedings of the 28th Annual Hawaii International Conference on Systems Sciences.

Affiliated with

Also associated with

Rating

Register file with integrated routing to execution units for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Register file with integrated routing to execution units for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Register file with integrated routing to execution units for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4141678