Register file bit and method for fast context switch

Details Register file bit and method for fast context switch Register file bit and method for fast context switch

2007-08-31

2010-06-22

Patel, Niketa I (Department: 2181)

Electrical computers and digital processing systems: processing

Processing control

Context preserving (e.g., context swapping, checkpointing,...

C711S109000

Reexamination Certificate

active

07743237

ABSTRACT:
A register file bit includes a primary latch and a secondary latch with a feedback path and a context switch mechanism that allows a fast context switch when execution changes from one thread to the next. A bit value for a second thread of execution is stored in the primary latch, then transferred to the secondary latch. The bit value for a first thread of execution is then written to the primary latch. When a context switch is needed (when the first thread stalls and the second thread needs to begin execution), the register file bit can perform a context switch from the first thread to the second thread in a single clock cycle. The register file bit contains a backup latch inside the register file itself so that minimal extra wire paths are needed to or from the existing register file.

REFERENCES:
patent: 6314510 (2001-11-01), Saulsbury et al.
patent: 7134002 (2006-11-01), Shoemaker

Affiliated with

Also associated with

Rating

Register file bit and method for fast context switch does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Register file bit and method for fast context switch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Register file bit and method for fast context switch will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4250232