Electrical computers and digital processing systems: processing – Processing control – Context preserving (e.g. – context swapping – checkpointing,...
Reexamination Certificate
2008-07-01
2008-07-01
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Context preserving (e.g., context swapping, checkpointing,...
Reexamination Certificate
active
07395417
ABSTRACT:
A register file backup system for use with a computer which processes instructions to generate results which thereby change the visual state of the computer. The computer has a register file with a plurality of addressable locations for storing data. The backup system is adapted to return the visual state of the computer to a previous state if an instruction generates an exception. The backup system utilizes less overhead so as to provide easier register file backup than a comparable software or hardware device. The backup system comprises first means for sequentially storing in program order, address information corresponding to destination locations in the register file where instruction results are to be stored. The first means has first and second outputs for transferring the address information stored therein: the first output being coupled to the register file for transferring a first portion of the address information to the register file, and the second output is used for transferring a second portion of address information for backup storage of the register file contents. The backup system also has a second means coupled to (1) the second output of the first means, for receiving and storing the second portion of the address information, and (2) the register file, for receiving and backup storing further information corresponding to the contents of one or more destination locations in the register file before that destination location is changed according to second portion of the address information. A third means is used for transferring the further information from the second means back to the register file locations according to the second portion of the address information stored in the second means after an instruction generates an exception.
REFERENCES:
patent: 3654448 (1972-04-01), Hitt
patent: 3736566 (1973-05-01), Anderson et al.
patent: 4044337 (1977-08-01), Hicks et al.
patent: 4115854 (1978-09-01), Capowski et al.
patent: 4287560 (1981-09-01), Forbes et al.
patent: 4385365 (1983-05-01), Hashimoto et al.
patent: 4584644 (1986-04-01), Larner
patent: 4592019 (1986-05-01), Huang et al.
patent: 4777594 (1988-10-01), Jones et al.
patent: 4912707 (1990-03-01), Kogge et al.
patent: 5023828 (1991-06-01), Grundmann et al.
patent: 5081572 (1992-01-01), Arnold
patent: 5119483 (1992-06-01), Madden et al.
patent: 5146569 (1992-09-01), Yamaguchi et al.
patent: 5148536 (1992-09-01), Witek et al.
patent: 5197132 (1993-03-01), Steely, Jr. et al.
patent: 5291589 (1994-03-01), Matsuura et al.
patent: 5303378 (1994-04-01), Cohen
patent: 5319766 (1994-06-01), Thaller et al.
patent: 5325520 (1994-06-01), Nguyen et al.
patent: 5398330 (1995-03-01), Johnson
patent: 5423011 (1995-06-01), Blaner et al.
patent: 5430888 (1995-07-01), Witek et al.
patent: 5588113 (1996-12-01), Johnson
patent: 5590294 (1996-12-01), Mirapuri et al.
patent: 5651125 (1997-07-01), Witt et al.
patent: 5862400 (1999-01-01), Reed et al.
patent: 5870612 (1999-02-01), Cheong et al.
patent: 5881216 (1999-03-01), Johnson
patent: 6070235 (2000-05-01), Cheong et al.
patent: 6374347 (2002-04-01), Johnson
patent: 6697936 (2004-02-01), Johnson
patent: 54-107645 (1979-08-01), None
patent: 59-172044 (1984-09-01), None
patent: 59-178667 (1984-10-01), None
patent: S61-166636 (1986-07-01), None
patent: 1-100638 (1989-04-01), None
patent: 3-269628 (1991-12-01), None
patent: H05-46390 (1993-02-01), None
Johnson, W.M. , Super-scalar Processor Design, 1989, Technical report, Stanford University, pp. 64-122.
Chang, JH etal., Roll -Back Interrupt Method for Out of Order System Programs, IBM Technical Disclosure Bulletin Oct. 1989, pp. 1-4.
Hwu, W.-M. W. et al., “Checkpoint Repair for High-Performance Out-of-Order Execution Machines,” IEEE Trans. on Computers, IEEE, vol. C-36, No. 12, pp. 1496-1514 (Dec. 1987).
“Roll-Back Interrupt Method for Out-of-Order Execution of System Programs,” IBM Technical Disclosure Bulletin, IBM Corp., vol. 32, No. 5A, pp. 33-36 (Oct. 1989).
Smith, J.E. and Pleszkun, A.R., “Implementation of Precise Interrupts in Pipelined Processors,” Proceedings of the 12th International Symposium on Computer Architecture, IEEE, pp. 36-44 (Jun. 1985).
“Use of a Second Set of General Purpose Registers to Allow Changing General Purpose Registers During Conditional Branch Resolution,”, IBM Technical Disclosure Bulletin, IBM Corp., vol. 29, No. 3, pp. 991-993 (Aug. 1986).
Notification of Reason for Rejection, issued in Japanese Application No. H5-515521, dated Sep. 9, 2003, 2 pages, (English language translation provided).
Coleman Eric
Seiko Epson Corporation
Sterne Kessler Goldstein & Fox PLLC
LandOfFree
Register file backup queue does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Register file backup queue, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Register file backup queue will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2747734