Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-05-08
2007-05-08
Whitmore, Stacy A (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
10981958
ABSTRACT:
In an embodiment of the present invention, an integrated circuit (“IC”), such as a field-programmable gate array (“FPGA”) or a complex programmable logic device (“CPLD”), has a global clock buffer coupled to a first regional clock buffer through a first global clock spine. A first flip-flop is close to a first end of a first regional clock spine, and is coupled to a circuit block, such as a configurable logic block. The circuit block is coupled to the global clock buffer through a first routing portion and a second routing portion couples the first flip-flop to the circuit block so as to form a first clock ring allowing measurement of a first clock ring delay. In further embodiments, additional clock rings are configured in the IC, allowing measurements of additional clock ring delays. In suitably symmetric devices, skew along the regional clock spine is calculated from the clock ring delays.
REFERENCES:
patent: 5204559 (1993-04-01), Deyhimy et al.
patent: 5268656 (1993-12-01), Muscavage
patent: 5373535 (1994-12-01), Ellis et al.
patent: 5396129 (1995-03-01), Tabira
patent: 5586307 (1996-12-01), Wong et al.
patent: 5696953 (1997-12-01), Wong et al.
patent: 6075419 (2000-06-01), Sun et al.
patent: 6437597 (2002-08-01), Chan
patent: 6583659 (2003-06-01), Kwong et al.
patent: 6859106 (2005-02-01), Sano
patent: 6862548 (2005-03-01), Chan
patent: 6871335 (2005-03-01), Chan
patent: 6914492 (2005-07-01), Hui et al.
patent: 6952813 (2005-10-01), Rahut
patent: 6983394 (2006-01-01), Morrison et al.
patent: 7129765 (2006-10-01), Vadi et al.
patent: 2005/0068110 (2005-03-01), Hui et al.
patent: 2005/0286565 (2005-12-01), Vakil et al.
Xilinx, Inc.; U.S. Appl. No. 10/981,877; filed Nov. 5, 2004; inventors: Bergendahl et al.
Chan Siuki
Yau Dang Yun
Hewett Scott
Whitmore Stacy A
Xilinx , Inc.
LandOfFree
Regional clock skew measurement technique does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Regional clock skew measurement technique, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Regional clock skew measurement technique will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3721243