Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2002-12-31
2009-11-10
Chace, Christian P (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S005000, C711S154000, C365S222000
Reexamination Certificate
active
07617356
ABSTRACT:
A refresh port for a dynamic memory. In one embodiment, an apparatus includes a memory and a refresh command interface to receive a refresh command including a portion indicating signal. Refresh logic performs a refresh to a portion of the memory array specified, at least partially, by the portion specifying signal. Data transfer interfaces receive data transfer commands and transfer memory to and from the apparatus. Another apparatus includes refresh control logic to output a refresh signal and a portion specifying signal via a refresh command interface.
REFERENCES:
patent: 5835401 (1998-11-01), Green et al.
patent: 5835937 (1998-11-01), Miyoshi
patent: 5896499 (1999-04-01), McKelvey
patent: 5940851 (1999-08-01), Leung
patent: 5959925 (1999-09-01), Tatsumi
patent: 6005818 (1999-12-01), Ferrant
patent: 6028805 (2000-02-01), Higuchi
patent: 6058451 (2000-05-01), Bermingham et al.
patent: 6154409 (2000-11-01), Huang et al.
patent: 6282606 (2001-08-01), Holland
patent: 6285578 (2001-09-01), Huang
patent: 6331961 (2001-12-01), Kengeri et al.
patent: 6377499 (2002-04-01), Tobita
patent: 6381188 (2002-04-01), Choi et al.
patent: 6430073 (2002-08-01), Batson et al.
patent: 6438016 (2002-08-01), Keeth et al.
patent: 6449205 (2002-09-01), Chou
patent: 6452834 (2002-09-01), Kengeri
patent: 6463001 (2002-10-01), Williams
patent: 6621752 (2003-09-01), Jain
patent: 6711048 (2004-03-01), Chien
patent: 6871261 (2005-03-01), Proebsting
patent: 2001/0043499 (2001-11-01), Komura et al.
patent: 2002/0069325 (2002-06-01), Pong et al.
patent: 2002/0167835 (2002-11-01), Jain
patent: 2003/0063515 (2003-04-01), Jain
patent: 2004/0057315 (2004-03-01), Jain
patent: PCT/US 03/39160 (2004-02-01), None
Omid Rahmat, Thomas Pabst, “AMD's Opteron Comes Down Hard”, p. 6. Retrieved from http://www.tomshardware.com/2002/04/24/amd/page6.html on Feb. 16, 2007.
Omid Rahmat, Thomas Pabst, “AMD's Opteron Comes Down Hard”, p. 6. Retrieved from http://www.tomshardware.com/2002/04/24/amd/page6.html on Apr. 4, 2008.
TN-04-30 Various Methods of DRAM Refresh, Technical Note, Micron Technology, Inc. (1999) 4 pages.
StarRam,Synchronous DRAM, Part No. 2MX32Y3VTW, (Undated) 2 pages.
Blakely , Sokoloff, Taylor & Zafman LLP
Chace Christian P
Intel Corporation
Rutz Jared I
LandOfFree
Refresh port for a dynamic memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Refresh port for a dynamic memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Refresh port for a dynamic memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4094407