Static information storage and retrieval – Read/write circuit – Differential sensing
Reexamination Certificate
2001-01-30
2002-05-07
Nguyen, Viet Q. (Department: 2818)
Static information storage and retrieval
Read/write circuit
Differential sensing
C365S210130, C365S225500, C365S189090, C365S158000, C365S129000, C365S171000, C365S173000
Reexamination Certificate
active
06385109
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to apparatus for reading data stored in Magnetic Tunneling Junction (MTJ) cells in Magnetoresistive Random Access Memories (MRAMs) and more specifically to reference voltage generators in the apparatus for reading data.
BACKGROUND OF THE INVENTION
Thin film Magnetic Random Access Memories (MRAMs) can be fabricated in a variety of memory cell embodiments, including a Magnetic Tunneling Junction (MTJ) cell. The MTJ cell essentially consists of a pair of magnetic layers with an insulating layer sandwiched therebetween. One of the magnetic layers has a fixed magnetic vector and the other magnetic layer has a changeable magnetic vector that is either aligned with or opposed to the fixed magnetic vector. When the magnetic vectors are aligned the resistance of the MTJ cell, i.e. the resistance to current flow between the magnetic layers, is a minimum and when the magnetic vectors are opposed or misaligned the resistance of the MTJ cell is a maximum.
Data is stored in the MTJ cell by applying a magnetic field to the MTJ cell directed so as to move the changeable magnetic vector to a selected orientation. Generally, the aligned orientation can be designated a logic 1 or 0 and the misaligned orientation is the opposite, i.e., a logic 0 or 1. Stored data is read or sensed by passing a current through the MTJ cell from one magnetic layer to the other. The amount of current passing through the MTJ cell, or the voltage drop across the MTJ cell, will vary according to the orientation of the changeable magnetic vector. Additional information as to the fabrication and operation of MTJ memory cells can be found in U.S. Pat. No. 5,702,831, entitled “Multi-Layer Magnetic Tunneling Junction Memory Cells”, issued Mar. 31, 1998, and incorporated herein by reference.
In the prior art, reading data stored in MTJ cells is achieved by passing a current through a series circuit including a load resistor and the MTJ cell. The current passing through the MTJ cell is controlled by a transistor with a bias voltage on the gate, and an output voltage is obtained at a junction between the load resistor and the current controlling transistor. Also, a bitline and a data line for the MTJ cell (and other MTJ cells in the array) are clamped at a desired voltage by the transistor. There are several major problems with this type of data readout including the fact that the load resistor must be much larger than the resistance of the MTJ cell, which makes operation at low supply voltages very difficult. Also, the operation of the circuit is dependent upon the clamping voltage provided by the transistor and the bias voltage. However, the clamping voltage is a function of the resistance of the MTJ cell, the bias voltage, and the load resistance, any or all of which can vary with a specific readout process, variations in the supply voltage, changes in temperature, changes in the resistance of the MTJ cell, etc. Also, the large load resistance and the other components in this prior art circuit require large chip areas preventing the fabrication of high density memory arrays. Also, the input impedance is high due to the presence of the load resistor.
Accordingly it is highly desirable to provide improved apparatus for reading data stored in Magnetic Tunneling Junction (MTJ) cells in Magnetoresistive Random Access Memories (MRAMs) and more specifically to provide improved reference voltage generators in the apparatus for reading data.
REFERENCES:
patent: 5384740 (1995-01-01), Etoh et al.
patent: 5530397 (1996-06-01), Nakai et al.
patent: 5828604 (1998-10-01), Kawai et al.
patent: 6008674 (1999-12-01), Wada et al.
patent: 6341084 (2002-01-01), Numata et al.
Koch William E.
Motorola Inc.
LandOfFree
Reference voltage generator for MRAM and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reference voltage generator for MRAM and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reference voltage generator for MRAM and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2893203