Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Patent
1997-10-16
2000-09-19
De Cady, Albert
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
H03M 1300
Patent
active
061227668
ABSTRACT:
A syndrome calculation unit 101 forming a first pipeline stage, a Euclidean algorithm arithmetic operation/error value calculation unit 102 and a Chien search unit 103 together forming a second pipeline stage, and an error correction unit 105 forming a third pipeline stage are provided. The unit 102 implements, by iterative use of a single inverse element calculator, a single Galois multiplier, and a single Galois adder, the Euclidean algorithm arithmetic operation of finding an error locator polynomial .sigma.(z) and an error evaluator polynomial .omega.(z) from a syndrome polynomial S(z) and the calculation of finding an error value e.sub.u by dividing an error evaluation value .omega.(.alpha..sup.-ju) by an error locator polynomial differential value .sigma.'(.alpha..sup.-ju).
REFERENCES:
patent: 4747103 (1988-05-01), Iwamura et al.
patent: 5379305 (1995-01-01), Weng
patent: 5396502 (1995-03-01), Owsley et al.
patent: 5428630 (1995-06-01), Weng et al.
patent: 5432822 (1995-07-01), Kaewell, Jr.
patent: 5570378 (1996-10-01), Inoue et al.
patent: 5610929 (1997-03-01), Yamamoto
patent: 5771244 (1998-06-01), Reed et al.
patent: 5818855 (1998-10-01), Foxcroft
patent: 5887005 (1999-03-01), Sharma
patent: 5889792 (1999-03-01), Zhang et al.
patent: 5905740 (1999-05-01), Williamson
patent: 5944848 (1999-08-01), Huang
Wei, C.-H. et al., High-Speed Reed-Solomon decoder for correcting errors and erasures, IEEE, p. 246 to 254, Aug. 1993.
Oh, Kyutaeg et al., An Efficient Reed-Solomon Decoder VLSI with Erasure Correction, IEEE, p. 193 to 201, May 1997.
Iwaki, Tetsuo et al., Architecture of A High Speed Reed-Solomon Decoder, IEEE, p. 75 to 82, Jan. 1994.
Shao, Howard et al., On THe VLSI Desigh of a Pipeline Reed-Solomon Decoder Using Systolic Arrays, IEEE, p. 1273 to 1288, Oct. 1988.
Chen, Hung-Wei et al., A New VLSI Architecture of Reed Solomon Decoder with Erasure Function, IEEE, p. 1455 to 1459, May 1995.
Moon Ho Lee et al., A High Speed Reed-Solomon Decoder, IEEE, p. 362 to 367, Jan. 1995.
Fukumoto Yoshihiko
Fukuoka Toshihiko
Ohta Kazuhiro
Cady Albert De
Chase Shelly A
Matsushita Electric - Industrial Co., Ltd.
LandOfFree
Reed-Solomon decoder having a three-stage pipeline structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reed-Solomon decoder having a three-stage pipeline structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reed-Solomon decoder having a three-stage pipeline structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1084447