Static information storage and retrieval – Read/write circuit – Testing
Reexamination Certificate
2005-03-15
2005-03-15
Phung, Anh (Department: 2824)
Static information storage and retrieval
Read/write circuit
Testing
C365S200000
Reexamination Certificate
active
06868022
ABSTRACT:
The preferred embodiments described herein relate to a redundant memory structure using bad bit pointers. In one preferred embodiment, data is written in a first plurality of memory cells, and an error is detected in writing data in one of the memory cells. In response to the detected error, a pointer is written in a second plurality of memory cells, the pointer identifying which memory cell in the first plurality of memory cells contains the error. During a read operation, the data is read from the first plurality of memory cells, and the pointer is read from the second plurality of memory cells. From the pointer, the memory cell containing the error is identified, and the error is corrected. Other preferred embodiments are provided, and each of the preferred embodiments can be used alone or in combination with one another.
REFERENCES:
patent: 4646266 (1987-02-01), Ovshinsky et al.
patent: 5278839 (1994-01-01), Matsumoto et al.
patent: 5313425 (1994-05-01), Lee et al.
patent: 5432729 (1995-07-01), Carson et al.
patent: 5469450 (1995-11-01), Cho et al.
patent: 5579265 (1996-11-01), Devin
patent: 5642318 (1997-06-01), Knaack et al.
patent: 5701267 (1997-12-01), Masuda et al.
patent: 5708667 (1998-01-01), Hayashi
patent: 5751647 (1998-05-01), O'Toole
patent: 5757700 (1998-05-01), Kobayashi
patent: 5784391 (1998-07-01), Konigsburg
patent: 5796694 (1998-08-01), Shirane
patent: 5831989 (1998-11-01), Fujisaki
patent: 5835396 (1998-11-01), Zhang
patent: 5835509 (1998-11-01), Sako et al.
patent: 5872790 (1999-02-01), Dixon
patent: 5909049 (1999-06-01), McCollum
patent: 5920502 (1999-07-01), Noda et al.
patent: 5943254 (1999-08-01), Bakeman, Jr. et al.
patent: 6016269 (2000-01-01), Peterson et al.
patent: 6026476 (2000-02-01), Rosen
patent: 6034882 (2000-03-01), Johnson et al.
patent: 6185122 (2001-02-01), Johnson et al.
patent: 6216247 (2001-04-01), Creta et al.
patent: 6236587 (2001-05-01), Gudesen et al.
patent: 6420215 (2002-07-01), Knall et al.
patent: 6462988 (2002-10-01), Harari
patent: 6498749 (2002-12-01), Cuppens et al.
patent: 6515923 (2003-02-01), Cleeves
patent: 6525953 (2003-02-01), Johnson
patent: 6567287 (2003-05-01), Scheuerlein
patent: 6574145 (2003-06-01), Kleveland et al.
patent: 6591394 (2003-07-01), Lee et al.
patent: 6597595 (2003-07-01), Ichiriu et al.
patent: 20020028541 (2002-03-01), Lee et al.
patent: 20030115514 (2003-06-01), Ilkbahar et al.
patent: 20030115518 (2003-06-01), Kleveland et al.
patent: 20030120858 (2003-06-01), March et al.
patent: WO 9914763 (1999-03-01), None
“Reed-Solomon Codes,” http://www.4i2i.com/reed_solomon_codes.htm, 8 pages (1998).
“A 30 ns 64Mb DRAM with Built-in Self-Test and Repair Function,” 1992 IEEE International Solid State Circuits Conference, Digest of Technical Papers, pp. 150-151 (Feb. 1992).
“64M × 8 Bit NAND Flash Memory,” Samsung Electronics, 40 pages (Oct. 27, 2000).
“Exotic Memories, Diverse Approaches,” EDN Asia, pp. 22-33 (Sep. 2001).
“A Vertical Leap for Microchips,” Thomas H. Lee, Scientific American, 8 pages (Jan. 2002; printed Dec. 10, 2001).
“Three-Dimensional Memory Array and Method of Fabrication,” U.S. Appl. No. 09/560,626, filed Apr. 28, 2000; inventor: Johan Knall.
“A 16Mb Mask ROM with Programmable Redundancy,” Nsruka et al., ISSCC 1989/Session 10: Nonvolatile Memories/Paper THAM 10.1, 2 pages, Feb. 16, 1989.
“Circuit Technologies for 16Mb DRAMs,” Mano et al., ISSCC 1987/Session I: MEGABIT DRAMs/Paper WAM 1.6, 2 pages, Feb. 27, 1987.
“Method for Deleting Stored Digital Data from Write-Once Memory Device,” U.S. Appl. No. 09/638,439, filed Aug. 14, 2000; inventors: Christopher S. Moore, Derek J. Bosch, Daniel C. Steere and J. James Tringali.
“Partial Selection of Passive Element Memory Cell Sub-Arrays for Write Operation,” U.S. Appl. No. 09/748,649, filed Dec. 22, 2000; inventors: Roy E. Scheuerlein and Matthew P. Crowley.
“Memory Device and Method for Storing and Reading Data in a Write-Once Memory Array,” U.S. Appl. No. 09/877,720, filed Jun. 8, 2001; inventors: Christopher S. Moore, James E. Schneider, J. James Tringali and Roger W. March.
“Memory Device and Method for Storing and Reading a File System Structure in a Write-Once Memory Array,” U.S. Appl. No. 09/877,719, filed Jun. 8, 2001; inventors: Christopher S. Moore, James E. Schneider, J. James Tringali and Roger W. March.
“Method for Reading Data in a Write-Once Memory Device Using a Write-Many File System,” U.S. Appl. No. 09/818,138, filed Jun. 8, 2001; inventors: J. James Tringali, Christopher S. Moore, Roger W. March, James E. Schneider, Derek Bosch, and Daniel C. Steere.
“Method for Re-Directing Data Traffic in a Write-Once Memory Device,” U.S. Appl. No. 09/877,691, filed Jun. 8, 2001; inventors: J. James Tringali, Christopher S. Moore, Roger W. March, James E. Schneider, Derek Bosch, and Daniel C. Steere.
“Method for Making a Write-Once Memory Device Read Compatible with a Write-Many File System,” U.S. Appl. No. 10/023,468, filed Dec. 14, 2001; inventors: Christopher S. Moore, Matt Fruin, Colm Lysaght, and Roy E. Scheuerlein.
Bosch Derek J.
Ilkbahar Alper
Johnson Mark G.
Scheuerlein Roy E.
Tringali J. James
Brinks Hofer Gilson & Lione
Matrix Semiconductor Inc.
LandOfFree
Redundant memory structure using bad bit pointers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Redundant memory structure using bad bit pointers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Redundant memory structure using bad bit pointers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3426354